Cargando…
ESL Design and Verification: A Prescription for Electronic System Level Methodology
Autor principal: | Bailey, Brian |
---|---|
Lenguaje: | eng |
Publicado: |
Elsevier
2007
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1084821 |
Ejemplares similares
-
Mixed-signal methodology guide: advanced methodology for AMS IP and SOC design, verification and implementation
por: Chen, Jess, et al.
Publicado: (2012) -
Electronic design automation for IC system design, verification, and testing
por: Lavagno, Luciano, et al.
Publicado: (2016) -
Verification methodology manual for SystemVerilog
por: Bergeron, Janick, et al.
Publicado: (2006) -
System-level design methodologies for telecommunication
por: Sklavos, Nicolas, et al.
Publicado: (2013) -
Simulation Environment Based on the Universal Verification Methodology
por: Fiergolski, Adrian
Publicado: (2017)