Cargando…

MAPS in 130 nm triple well CMOS technology for HEP applications

Deep N-well CMOS monolithic active pixel sensors (DNWMAPS) represent an alternative approach to signal processing in pixellated detectors for high energy physics experiments. Based on different resolution constraints, two prototype MAPS, suitable for applications requiring different detector pitch,...

Descripción completa

Detalles Bibliográficos
Autores principales:	Pozzati, E, Manghisoni, M, Ratti, L, Re, V, Speziali, V, Traversi, G
Lenguaje:	eng
Publicado:	CERN 2007
Materias:	Accelerators and Storage Rings
Acceso en línea:	https://dx.doi.org/10.5170/CERN-2007-007.492 http://cds.cern.ch/record/1091744

Ejemplares similares

Low-noise design issues for analog front-end electronics in 130 nm and 90 nm CMOS technologies
por: Manghisoni, M, et al.
Publicado: (2007)

Total Ionizing Dose effects in 130-nm commercial CMOS technologies for HEP experiments
por: Gonella, L, et al.
Publicado: (2007)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

65 nm CMOS analog front-end for pixel detectors at the HL-LHC
por: Gaioni, L, et al.
Publicado: (2016)

Characterization of SLVS Driver and Receiver in a 65 nm CMOS Technology for High Energy Physics Applications
por: De Canio, Francesco, et al.
Publicado: (2018)

TID Tolerance of commercial 130nm CMOS Technologies for HEP experiments
por: Gonella, Laura
Publicado: (2017)

Instrumentation for Gate Current Noise Measurements on sub-100 nm MOS Transistors
por: Gaioni, L, et al.
Publicado: (2008)

Recent progress in the development of 3D deep n-well CMOS MAPS
por: Traversi, Gianluca, et al.
Publicado: (2012)

A front-end channel in 65 nm CMOS for pixel detectors at the HL-LHC experiment upgrades
por: Ratti, L, et al.
Publicado: (2017)

Ionizing Radiation Effects on the Noise of 65 nm CMOS Transistors for Pixel Sensor Readout at Extreme Total Dose Levels
por: Re, V., et al.
Publicado: (2018)

65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)

0.13 $\mu$m CMOS technologies for Analog Front-end Circuits in LHC detector upgrades
por: Manghisoni, Massimo, et al.
Publicado: (2005)

Design and characterization of an SEU-robust register in 130nm CMOS for application in HEP ASICs
por: Bonacini, S
Publicado: (2010)

Sub-terahertz feedback interferometry and imaging with emitters in 130 nm BiCMOS technology
por: But, Dmytro B., et al.
Publicado: (2023)

CMOS MAPS in a Homogeneous 3D Process for Charged Particle Tracking
por: Manazza, A, et al.
Publicado: (2014)

Development of front-end electronics for LumiCal detector in CMOS 130 nm technology
por: Moron, J, et al.
Publicado: (2015)

Development of front-end electronics for LumiCal detector in CMOS 130 nm technology
por: Firlej, M, et al.
Publicado: (2015)

Development of scalable frequency and power Phase-Locked Loop in 130nm CMOS technology
por: Firlej, M, et al.
Publicado: (2014)

Development of Radiation-hard Bandgap Reference and Temperature Sensor in CMOS 130 nm Technology
por: Kuczynska, Marika, et al.
Publicado: (2015)

Integrated High Resolution Digital Color Light Sensor in 130 nm CMOS Technology
por: Strle, Drago, et al.
Publicado: (2015)

Radiation hardness studies of a 130 nm Silicon Germanium BiCMOS technology with a dedicated ASIC
por: Díez, S, et al.
Publicado: (2009)

A 10 Gb/s laser driver in 130 nm CMOS technology for high energy physics applications
por: Zhang, T, et al.
Publicado: (2015)

A CMOS 130nm Evaluation digitzer chip for silicon strips readout
por: Da Silva, W, et al.
Publicado: (2007)

Design of the analog front-end for the Timepix3 and Smallpix hybrid pixel detectors in 130 nm CMOS technology
por: Gaspari, M De, et al.
Publicado: (2014)

CMOS 65nm engineering run
por: Re, Valerio
Publicado: (2018)

A prototype of pixel readout ASIC in 65 nm CMOS technology for extreme hit rate detectors at HL-LHC
por: Paternò, Andrea, et al.
Publicado: (2017)

Final design review of 65nm CMOS chips
por: Re, Valerio
Publicado: (2017)

An 8-Channel ASD in 130 nm CMOS for ATLAS Muon Drift Tube Readout at the HL-LHC
por: Fras, Markus, et al.
Publicado: (2018)

10-Gb/s Distributed Amplifier-Based VCSEL Driver IC With ESD Protection in 130-nm CMOS
por: Zhang, Tao, et al.
Publicado: (2016)

Single Event Gate Rupture in 130-nm CMOS Transistor Arrays Subjected to X-Ray Irradiation
por: Silvestri, M, et al.
Publicado: (2010)

Low power switched-resistor band-pass filter for neural recording channels in 130nm CMOS
por: Centurelli, Francesco, et al.
Publicado: (2020)

A 65 nm CMOS analog processor with zero dead time for future pixel detectors
por: Gaioni, L, et al.
Publicado: (2017)

65 nm Technology for HEP: Status and Perspective
por: Valerio, Pierpaolo
Publicado: (2015)

The readout of the LHC beam luminosity monitor: Accurate shower energy measurements at a 40 MHz repetition rate
por: Manfredi, P F, et al.
Publicado: (2004)

CMOS-NEMS Copper Switches Monolithically Integrated Using a 65 nm CMOS Technology
por: Muñoz-Gamarra, Jose Luis, et al.
Publicado: (2016)

Total Ionizing Dose effects on 28nm CMOS Technology
por: Enz, Christian
Publicado: (2018)

Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014)

Comparative Analysis of Ultra-Low Current Measurement Topologies With Implementation in 130 nm Technology
por: Mohanan, Sarath Kundumattathil, et al.
Publicado: (2021)

A Prototype of a New Generation Readout ASIC in 65 nm CMOS for Pixel Detectors at HL-LHC
por: Pacher, L., et al.
Publicado: (2018)

Developments of two 4 × 10 Gb/s VCSEL array drivers in 65 nm CMOS for HEP experiments
por: Guo, D, et al.
Publicado: (2017)

Cannot write session to /tmp/vufind_sessions/sess_6eecf8t8nuop6ere2n5ktkk19j