Cargando…

Xilinx Rad-hard FPGA Presentation

Detalles Bibliográficos
Lenguaje:	eng
Publicado:	2008
Materias:	Detectors and Experimental Techniques
Acceso en línea:	http://cds.cern.ch/record/1093134

Ejemplares similares

Total Ionizing Dose Effects in a Xilinx FPGA
por: Buchanan, N J, et al.
Publicado: (1999)

Optimizing latency in Xilinx FPGA implementations of the GBT
por: Muschter, S, et al.
Publicado: (2010)

Proton Induced Radiation Effects on a Xilinx FPGA and Estimates of SEE in the ATLAS Environment
por: Buchanan, N J, et al.
Publicado: (2001)

Ultrahigh energy heavy ion test beam on Xilinx Kintex-7 SRAM-based FPGA
por: Du, Boyang, et al.
Publicado: (2019)

Fixed-latency gigabit serial links in a Xilinx FPGA for the upgrade of the muon spectrometer at the ATLAS experiment
por: Wang, Jinhong, et al.
Publicado: (2018)

Experimental Methods and Results for the Evaluation of Triple Modular Redundancy SEU Mitigation Techniques with the Xilinx Kintex-7 FPGA
por: Sielewicz, Krzysztof M, et al.
Publicado: (2017)

TTC Interface Module for ATLAS Read-Out Electronics: Final production version based on Xilinx FPGA devices
por: Butterworth, J, et al.
Publicado: (2004)

Reliability analysis of a 65nm Rad-Hard SRAM-Based FPGA for CERN applications
por: Tsiligiannis, G, et al.
Publicado: (2019)

An interface solution at 53.76 Gb/s input bandwidth to a single Xilinx Virtex-II Pro FPGA: a practical challenge
por: Oltean Karlsson, Alexandra Dana, et al.
Publicado: (2006)

Single Event Effects Characterization of the Programmable Logic of Xilinx Zynq-7000 FPGA Using Very/Ultra High-Energy Heavy Ions
por: Vlagkoulis, Vasileios, et al.
Publicado: (2021)

Dynamic Reconfiguration and Incremental Firmware Development in the Xilinx Virtex 5
por: Jones, J, et al.
Publicado: (2008)

FPGA prototyping by VHDL examples: Xilinx Spartan-3 version
por: Chu, Pong P
Publicado: (2008)

FPGA prototyping by Verilog examples: Xilinx Spartan-3 version
por: Chu, Pong P
Publicado: (2008)

Irradiation Resistivity and Mitigation Measurement Design for Xilinx Kintex-7 FPGAs
por: Arnold, Lukas
Publicado: (2016)

Rad Hard Active Media For Calorimeters
por: Norbeck, E, et al.
Publicado: (2006)

Jets and topological trigger selection performed with the last generation Xilinx FPGA
por: Palka, Marek
Publicado: (2018)

Achieving Picosecond-Level Phase Stability in Timing Distribution Systems With Xilinx Ultrascale Transceivers
por: Mendes, Eduardo, et al.
Publicado: (2020)

FPGA prototyping by VHDL examples: Xilinx MicroBlaze MCS SoC
por: Chu, Pong P
Publicado: (2017)

Defect-engineering rad-hard detectors for the CERN LHC
por: MacEvoy, B C, et al.
Publicado: (1997)

A 65 nm Rad-Hard Bandgap Voltage Reference for LHC Environment
por: Vergine, Tommaso, et al.
Publicado: (2016)

Development of rad-hard laser-based optical links for CMS front-ends
por: Vasey, F, et al.
Publicado: (1997)

Mitigation Methods Increasing Radiation Hardness of the FPGA-Based Readout of the ALICE Inner Tracking System
por: Sielewicz, Krzysztof Marek
Publicado: (2018)

Radiation susceptivity of a non-rad-hard 1.2 $\mu$m CMOS
por: Matsushita, T, et al.
Publicado: (1994)

The development of a rad-hard CMOS chip for the binary readout of the ATLAS semiconductor tracker
por: Campbell, D, et al.
Publicado: (1999)

HAMAC, a rad-hard high dynamic range analog memory for ATLAS calorimetry
por: Breton, D, et al.
Publicado: (2000)

Radiation damage effects in Si materials and detectors and rad-hard Si detectors for SLHC
por: Li, Z
Publicado: (2009)

48 V input rad-hard DCDC converters for HEP experiments: development and results
por: Antoszczuk, P, et al.
Publicado: (2022)

SCTA - A Rad-Hard BiCMOS Analogue Readout ASIC for the ATLAS Semiconductor Tracker
por: Anghinolfi, Francis, et al.
Publicado: (1996)

New slow-control FPGA IP for GBT based system and status update of the GBT-FPGA project
por: Mendez, Julian Maxime, et al.
Publicado: (2018)

Rad-hard RISC-V SoC and ASIP ecosystems studies for high-energy physics applications
por: Andorno, M, et al.
Publicado: (2023)

Quartz fibers for very foward calorimetry: ultra-fast, unfinitely rad-hard and shower core sensitive
por: Anzivino, Giuseppina, et al.
Publicado: (1994)

Design and fabrication of a 025 mum Rad-Hard ASIC for ALICE ITS data acquisition system
por: Falchieri, D, et al.
Publicado: (2003)

An Error-Correcting Line Code for a HEP Rad-Hard Multi-GigaBit Optical Link
por: Papotti, Giulia, et al.
Publicado: (2007)

An FPGA-Based Phase Measurement System
por: Mitra, Jubin, et al.
Publicado: (2017)

Continuous Integration of FPGA Designs for CMS
por: Glein, Robert, et al.
Publicado: (2019)

FPGA Dynamic Reconfiguration in ALICE and beyond
por: Troeger, Gerd Gundolf
Publicado: (2005)

The GBT-FPGA core: features and challenges
por: Barros Marin, M, et al.
Publicado: (2015)

Intelligent FPGA Data Acquisition Framework
por: Bai, Yunpeng, et al.
Publicado: (2017)

Design of a Rad-Hard eFuse Trimming Circuit for Bandgap Voltage Reference for LHC Experiments Upgrades
por: Besirli, Mustafa
Publicado: (2018)

Development of front-end electronics for silicon strip detectors using the DMILL BiCMOS Rad-hard process
por: Anghinolfi, Francis, et al.
Publicado: (1996)

Cannot write session to /tmp/vufind_sessions/sess_kcq3jkearl5asqv213nr0dkpjt