Cargando…
Development of the ATLAS FE-I4 pixel readout IC for b-layer Upgrade and Super-LHC
Motivated by the upcoming upgrade of the ATLAS hybrid pixel detector, a new Front-End (FE) IC is being developed in a 130nm technology to face the tightened requirements of the upgraded pixel system. The main design goals are the reduction of material and a decrease in power consumption combined wit...
Autor principal: | Karagounis, M |
---|---|
Lenguaje: | eng |
Publicado: |
CERN
2008
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.5170/CERN-2008-008.70 http://cds.cern.ch/record/1158505 |
Ejemplares similares
-
Characterization of the FE-I4B pixel readout chip production run for the ATLAS Insertable B-layer upgrade
por: Barbero, M, et al.
Publicado: (2012) -
Characterization of the FE-I4B pixel readout chip production run for the ATLAS Insertable B-layer upgrade
por: Backhaus, M.
Publicado: (2012) -
ATLAS Pixel Detector and readout upgrades for the improved LHC performance
por: Giangiacomi, Nico
Publicado: (2019) -
The FE-I4 Pixel Readout Integrated Circuit
por: Garcia-Sciveres, M, et al.
Publicado: (2010) -
FE-I4 Chip Development for Upgraded ATLAS Pixel Detector at LHC
por: Barbero, M
Publicado: (2010)