Cargando…
Readout architecture of the ATLAS upgraded tracker
The basic concept of the Inner Detector in the Atlas Detector upgraded for the Super-LHC is being elaborated and proposed. The readout electronics of this new detector is based on a hierarchical architecture involving front-end chips (FEIC), Module Controller chips (MC) and Stave Controller chips (S...
Autores principales: | Darbo, G, Farthouat, P, Grillo, A |
---|---|
Lenguaje: | eng |
Publicado: |
CERN
2008
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.5170/CERN-2008-008.349 http://cds.cern.ch/record/1158658 |
Ejemplares similares
-
A gigabit transceiver for the ATLAS inner tracker pixel detector readout upgrade
por: Chen, C., et al.
Publicado: (2020) -
Readout architecture for the Pixel-Strip module of the CMS Outer Tracker Phase-2 upgrade
por: Caratelli, Alessandro, et al.
Publicado: (2016) -
Characterization of a gigabit transceiver for the ATLAS inner tracker pixel detector readout upgrade
por: Chen, C., et al.
Publicado: (2020) -
A single chip implementation of the binary readout architecture for silicon strip detectors in the ATLAS silicon tracker
por: Dabrowski, W, et al.
Publicado: (1997) -
Progress in development of the readout chip for the ATLAS semiconductor tracker
por: Dabrowski, W, et al.
Publicado: (2000)