Cargando…
Dynamic Reconfiguration and Incremental Firmware Development in the Xilinx Virtex 5
The size and complexity of the latest generations of FPGAs has increased dramatically. This in turn means that the time taken to develop and build even small firmware projects is increasing exponentially. Pre-constrained logic placement and routing are becoming critically important for the use of sp...
Autores principales: | Jones, J, Stettler, M |
---|---|
Lenguaje: | eng |
Publicado: |
CERN
2008
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.5170/CERN-2008-008.583 http://cds.cern.ch/record/1160904 |
Ejemplares similares
-
An interface solution at 53.76 Gb/s input bandwidth to a single Xilinx Virtex-II Pro FPGA: a practical challenge
por: Oltean Karlsson, Alexandra Dana, et al.
Publicado: (2006) -
Software environment for controlling and re-configuration of Xilinx Virtex FPGAs – TWEPP-07
por: Fehlker, D, et al.
Publicado: (2007) -
Xilinx Rad-hard FPGA Presentation
Publicado: (2008) -
Development and Implementation of Optimal Filtering in a Virtex FPGA for the Upgrade of the ATLAS LAr Calorimeter Readout
por: Stärz, S
Publicado: (2012) -
Development and Implementation of Optimal Filtering in a Virtex FPGA for the Upgrade of the ATLAS LAr Calorimeter Readout
por: Stärz, S
Publicado: (2012)