Cargando…
An FPGA-based Emulation of the G-Link chip-set for the ATLAS Level-1 Barrel Muon Trigger
The ATLAS Level-1 Muon trigger is built as a synchronous pipeline and includes some high-speed serial links in order to transfer data from the detector to the counting room. The links are based on the GLink chip-set, which performs transfers data with a fixed latency. Despite this unique timing feat...
Autores principales: | Aloisio, A, Cevenini, F, Giordano, R, Izzo, V |
---|---|
Lenguaje: | eng |
Publicado: |
2009
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1207117 |
Ejemplares similares
-
An FPGA-based Emulation of the G-Link Chip-Set for the ATLAS Level-1 Barrel Muon Trigger
por: Aloisio, A, et al.
Publicado: (2009) -
Emulating the GLink Chip-Set with FPGA Serial Transceivers in the ATLAS Level-1 Muon Trigger
por: Aloisio, Alberto, et al.
Publicado: (2009) -
The Phase-1 Upgrade for the Level-1 Muon Barrel Trigger of the ATLAS Experiment at LHC
por: Izzo, V., et al.
Publicado: (2018) -
Development of an FPGA emulator for the RD53B chip
por: Mittal, Niharika
Publicado: (2020) -
Development of an FPGA Emulator for the RD53A Test Chip
por: Werran, Dustin Connor
Publicado: (2019)