The FE-I4 Pixel Readout Integrated Circuit

A new pixel readout integrated circuit denominated FE-I4 is being designed to meet the requirements of ATLAS experiment upgrades. It will be the largest readout IC produced to date for particle physics applications, filling the maximum allowed reticle area. This will significantly reduce the cost of...

Descripción completa

Detalles Bibliográficos
Autores principales: Garcia-Sciveres, M, Arutinov, D, Barbero, M, Beccherle, R, Dube, S, Elledge, D, Fleury, J, Fougeron, D, Gensolen, F, Gnani, D, Gromov, V, Hemperek, T, Karagounis, M, Kluit, R, Kruth, A, Mekkaoui, A, Menouni, M, Schipper, J
Lenguaje:eng
Publicado: 2010
Materias:
Detectors and Experimental Techniques
Acceso en línea:http://cds.cern.ch/record/1231359
Descripción
Sumario:A new pixel readout integrated circuit denominated FE-I4 is being designed to meet the requirements of ATLAS experiment upgrades. It will be the largest readout IC produced to date for particle physics applications, filling the maximum allowed reticle area. This will significantly reduce the cost of future hybrid pixel detectors. In addition, FE-I4 will have smaller pixels and higher rate capability than the present generation of LHC pixel detectors. Design features are described along with simulation and test results, including low power and high rate readout architecture, mixed signal design strategy, and yield hardening.

Ejemplares similares