Cargando…
The FE-I4 Pixel Readout Integrated Circuit
A new pixel readout integrated circuit denominated FE-I4 is being designed to meet the requirements of ATLAS experiment upgrades. It will be the largest readout IC produced to date for particle physics applications, filling the maximum allowed reticle area. This will significantly reduce the cost of...
Autores principales: | Garcia-Sciveres, M, Arutinov, D, Barbero, M, Beccherle, R, Dube, S, Elledge, D, Fleury, J, Fougeron, D, Gensolen, F, Gnani, D, Gromov, V, Hemperek, T, Karagounis, M, Kluit, R, Kruth, A, Mekkaoui, A, Menouni, M, Schipper, J |
---|---|
Lenguaje: | eng |
Publicado: |
2010
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1231359 |
Ejemplares similares
-
Low power discriminator for ATLAS pixel chip
por: Menouni, M, et al.
Publicado: (2009) -
Submission of the First Full Scale Prototype Chip for Upgraded ATLAS Pixel Detector at LHC, FE-I4A
por: Barbero, M, et al.
Publicado: (2010) -
SEU tolerant memory design for the ATLAS pixel readout chip
por: Menouni, M, et al.
Publicado: (2013) -
FE-I4 ATLAS pixel chip design
por: Barbero, Marlon, et al.
Publicado: (2010) -
The FE-I4 pixel readout system-on-chip resubmission for the insertable B-Layer project
por: Zivkovic, V, et al.
Publicado: (2012)