Cargando…
Design of High Dynamic Range Digital to Analog Converters for the Calibration of the CALICE Si-W Ecal readout electronics
The ILC ECAL front-end chip will integrate many functions of the readout electronics including a DAC dedicated to calibration. We present two versions of DAC with respectively 12 and 14 bits, designed in a CMOS 0.35μm process. Both are based on segmented arrays of switched capacitors controlled by a...
Autores principales: | Gallin-Martel, L, Dzahini, D, Hostachy, J Y, Rarbi, F, Rossetto, O |
---|---|
Lenguaje: | eng |
Publicado: |
CERN
2009
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.5170/CERN-2009-006.127 http://cds.cern.ch/record/1234882 |
Ejemplares similares
-
A Digitally Calibrated 12 bits 25 MS/s Pipelined ADC with a 3 input multiplexer for CALICE Integrated Readout
por: Rarbi, F, et al.
Publicado: (2009) -
CALICE Si/W ECAL: Endcap structures and cooling system
por: Grondin, Denis, et al.
Publicado: (2017) -
CALICE SiW ECAL - Development and performance of a highly compact digital readout system
por: Breton, D., et al.
Publicado: (2020) -
Interactions of hadrons in the CALICE SiW ECAL prototype
por: CALICE Collaboration
Publicado: (2011) -
CALICE/ILD SiW-ECAL an adaptative design
por: Boudry, V., et al.
Publicado: (2020)