Cargando…
Design and measurements of 10 bit pipeline ADC for the Luminosity Detector at ILC
The design and the preliminary measurements of a prototype 10 bit pipeline ADC based on 1.5-bit per stage architecture, developed for the luminosity detector at International Linear Collider (ILC) are presented. The ADC is designed in two versions, with and without a sample-and-hold circuit (S/H) at...
Autores principales: | Idzik, Marek, Swientek, Krzysztof, Kulis, Szymon |
---|---|
Lenguaje: | eng |
Publicado: |
CERN
2009
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.5170/CERN-2009-006.448 http://cds.cern.ch/record/1235855 |
Ejemplares similares
-
A fast, ultra-low and frequency-scalable power consumption, 10-bit SAR ADC for particle physics detectors
por: Firlej, M, et al.
Publicado: (2015) -
Development of variable sampling rate, low power 10-bit SAR ADC in 130 nm IBM technology
por: Moron, J, et al.
Publicado: (2015) -
The 8 bits 100 MS/s Pipeline ADC for the INNOTEP Project – TWEPP-09
por: Crampon, S, et al.
Publicado: (2009) -
A 10-bit 40MS/s Pipelined ADC in a 0.13μm CMOS Process
por: França-Santos, Hugo
Publicado: (2009) -
Studies of internal resolution for 12 bit and 10 bit ADCs in the Tilecal readout electronics
por: Holmgren, S O, et al.
Publicado: (1998)