Cargando…

High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers

We develop a custom Bit Error Rate test bench based on Altera’s Stratix II GX transceiver signal integrity development kit, demonstrate it on point-to-point serial optical link with data rate up to 5 Gbps, and compare it with commercial stand alone tester. The 8B/10B protocol is implemented and its...

Descripción completa

Detalles Bibliográficos
Autores principales: Xiang, Annie C, Cao, Tingting, Gong, Datao, Hou, Suen, Liu, Chonghan, Liu, Tiankuan, Su, Da-Shung, Teng,Ping-Kun, Ye, Jingbo
Lenguaje:eng
Publicado: CERN 2009
Materias:
Acceso en línea:https://dx.doi.org/10.5170/CERN-2009-006.471
http://cds.cern.ch/record/1235860
_version_ 1780918559642222592
author Xiang, Annie C
Cao, Tingting
Gong, Datao
Hou, Suen
Liu, Chonghan
Liu, Tiankuan
Su, Da-Shung
Teng,Ping-Kun
Ye, Jingbo
author_facet Xiang, Annie C
Cao, Tingting
Gong, Datao
Hou, Suen
Liu, Chonghan
Liu, Tiankuan
Su, Da-Shung
Teng,Ping-Kun
Ye, Jingbo
author_sort Xiang, Annie C
collection CERN
description We develop a custom Bit Error Rate test bench based on Altera’s Stratix II GX transceiver signal integrity development kit, demonstrate it on point-to-point serial optical link with data rate up to 5 Gbps, and compare it with commercial stand alone tester. The 8B/10B protocol is implemented and its effects studied. A variable optical attenuator is inserted in the fibre loop to induce transmission degradation and to measure receiver sensitivity. We report comparable receiver sensitivity results using the FPGA based tester and commercial tester. The results of the FPGA also shows that there are more one-tozero bit flips than zero-to-one bit flips at lower error rate. In 8B/10B coded transmission, there are more word errors than bit flips, and the total error rate is less than two times that of non-coded transmission. Total error rate measured complies with simulation results, according to the protocol setup.
id cern-1235860
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 2009
publisher CERN
record_format invenio
spelling cern-12358602019-09-30T06:29:59Zdoi:10.5170/CERN-2009-006.471http://cds.cern.ch/record/1235860engXiang, Annie CCao, TingtingGong, DataoHou, SuenLiu, ChonghanLiu, TiankuanSu, Da-ShungTeng,Ping-KunYe, JingboHigh-Speed Serial Optical Link Test Bench Using FPGA with Embedded TransceiversEngineeringWe develop a custom Bit Error Rate test bench based on Altera’s Stratix II GX transceiver signal integrity development kit, demonstrate it on point-to-point serial optical link with data rate up to 5 Gbps, and compare it with commercial stand alone tester. The 8B/10B protocol is implemented and its effects studied. A variable optical attenuator is inserted in the fibre loop to induce transmission degradation and to measure receiver sensitivity. We report comparable receiver sensitivity results using the FPGA based tester and commercial tester. The results of the FPGA also shows that there are more one-tozero bit flips than zero-to-one bit flips at lower error rate. In 8B/10B coded transmission, there are more word errors than bit flips, and the total error rate is less than two times that of non-coded transmission. Total error rate measured complies with simulation results, according to the protocol setup.CERNoai:cds.cern.ch:12358602009
spellingShingle Engineering
Xiang, Annie C
Cao, Tingting
Gong, Datao
Hou, Suen
Liu, Chonghan
Liu, Tiankuan
Su, Da-Shung
Teng,Ping-Kun
Ye, Jingbo
High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers
title High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers
title_full High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers
title_fullStr High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers
title_full_unstemmed High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers
title_short High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers
title_sort high-speed serial optical link test bench using fpga with embedded transceivers
topic Engineering
url https://dx.doi.org/10.5170/CERN-2009-006.471
http://cds.cern.ch/record/1235860
work_keys_str_mv AT xianganniec highspeedserialopticallinktestbenchusingfpgawithembeddedtransceivers
AT caotingting highspeedserialopticallinktestbenchusingfpgawithembeddedtransceivers
AT gongdatao highspeedserialopticallinktestbenchusingfpgawithembeddedtransceivers
AT housuen highspeedserialopticallinktestbenchusingfpgawithembeddedtransceivers
AT liuchonghan highspeedserialopticallinktestbenchusingfpgawithembeddedtransceivers
AT liutiankuan highspeedserialopticallinktestbenchusingfpgawithembeddedtransceivers
AT sudashung highspeedserialopticallinktestbenchusingfpgawithembeddedtransceivers
AT tengpingkun highspeedserialopticallinktestbenchusingfpgawithembeddedtransceivers
AT yejingbo highspeedserialopticallinktestbenchusingfpgawithembeddedtransceivers