Cargando…

The Design of a High Speed Low Power Phase Locked Loop

The upgrade of the ATLAS Liquid Argon Calorimeter readout system calls for the development of radiation tolerant, high speed and low power serializer ASIC. We have designed a phase locked loop using a commercial 0.25-μm Silicon-on- Sapphire (SoS) CMOS technology. Post-layout simulation indicates tha...

Descripción completa

Detalles Bibliográficos
Autores principales:	Liu, Tiankuan, Gong, Datao, Hou, Suen, Liang, Zhihua, Liu, Chonghan, Su, Da-Shung, Teng, Ping-Kun, Xiang, Annie C, Ye, Jingbo
Lenguaje:	eng
Publicado:	CERN 2009
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.5170/CERN-2009-006.476 http://cds.cern.ch/record/1235862

Ejemplares similares

High-Speed Serial Optical Link Test Bench Using FPGA with Embedded Transceivers
por: Xiang, Annie C, et al.
Publicado: (2009)

Active inductor shunt peaking in high-speed VCSEL driver design
por: Liang, Futian, et al.
Publicado: (2013)

Development of A 16:1 serializer for data transmission at 5 Gbps
por: Gong, Datao, et al.
Publicado: (2009)

Design and hardware evaluation of the optical-link system for the ATLAS Liquid Argon Calorimeter Phase-II Upgrade
por: Deng, Binwei, et al.
Publicado: (2020)

A 4×8-Gbps VCSEL array driver ASIC and integration with a custom array transmitter module for the LHC front-end transmission
por: Guo, Di, et al.
Publicado: (2016)

Two low-power optical data transmission ASICs for the ATLAS Liquid Argon Calorimeter readout upgrade
por: Xiao, Le, et al.
Publicado: (2020)

Component Prototypes Towards a Low-Latency, Small-Form-Factor Optical Link for the ATLAS Liquid Argon Calorimeter Phase-I Trigger Upgrade
por: Deng, Binwei, et al.
Publicado: (2015)

The clock and control system for the ATLAS Liquid Argon Calorimeter Phase-I upgrade
por: Xiao, Le, et al.
Publicado: (2020)

The latency validation of the optical link for the ATLAS Liquid Argon Calorimeter Phase-I trigger upgrade
por: Deng, Binwei, et al.
Publicado: (2020)

LOCx2, a low-latency, low-overhead, 2 × 5.12-Gbps transmitter ASIC for the ATLAS Liquid Argon Calorimeter trigger upgrade
por: Xiao, Le, et al.
Publicado: (2020)

1.28 and 5.12 Gbps multi-channel twinax cable receiver ASICs for the ATLAS Inner Tracker Pixel Detector Upgrade
por: Chen, Chufeng, et al.
Publicado: (2020)

A low-latency, low-overhead encoder for data transmission in the ATLAS Liquid Argon Calorimeter trigger upgrade
por: Xiao, Le, et al.
Publicado: (2016)

Mid-board miniature dual channel optical transmitter MTx and transceiver MTRx
por: Zhao, Xiandong, et al.
Publicado: (2020)

Enhanced phase-locked loop structures for power and energy applications
por: Karimi-Ghartema, Masoud
Publicado: (2014)

Phase-locked loops
por: Chie, Chak M, et al.
Publicado: (1986)

Phase locked loops and their application
por: Lindsey, William C, et al.
Publicado: (1978)

Phase-locked loops : design, simulation, and applications /
por: Best, Roland E.
Publicado: (1997)

A 4.9-GHz Low Power, Low Jitter, LC Phase Locked Loop
por: Liu, T
Publicado: (2010)

Phase-locked loop circuit design /
por: Wolaver, Dan H.
Publicado: (1991)

Phase-locked loop circuit design
por: Wolaver, Dan H
Publicado: (1991)

Stability of phase lock loops with delay
por: Gumowski, I
Publicado: (1968)

Phase Lock Loops and Frequency Synthesis
por: Kroupa, Venceslav F
Publicado: (2003)

Development of scalable frequency and power Phase-Locked Loop in 130nm CMOS technology
por: Firlej, M, et al.
Publicado: (2014)

Low-noise low-power design for phase-locked loops: multi-phase high-performance oscillators
por: Zhao, Feng, et al.
Publicado: (2015)

A High Speed Serializer ASIC for ATLAS Liquid Argon Calorimeter Upgrade
por: Liu, Tiankuan
Publicado: (2012)

Data converters, phase-locked loops, and their applications
por: Ndjountche, Tertulien
Publicado: (2018)

Phase locked loops: design, simulation, and applications
por: Best, Roland E
Publicado: (2007)

Design of phase-locked loop circuits, with experiments
por: Berlin, Howard M
Publicado: (1978)

Phase-, frequency-locked loops and amplitude control
por: Meyr, Heinrich, et al.
Publicado: (1990)

Design of phase-locked loop circuits: with experiments
por: Berlin, Howard M
Publicado: (1978)

Phase-locked loops: design, simulation, and applications
por: Best, Roland E
Publicado: (1997)

Frequency acquisition techniques for phase locked loop
por: Talbot, Daniel
Publicado: (2012)

Phase-locked loops: design, simulation, and applications
por: Best, Roland E
Publicado: (1999)

Switched Reference Phase Lock Loop (SRPLL)
por: Kerner, T
Publicado: (2001)

Phase-locked loops: design, simulation, and applications
por: Best, Roland E
Publicado: (2003)

Design of a Sub-Picosecond Jitter with Adjustable-Range CMOS Delay-Locked Loop for High-Speed and Low-Power Applications
por: Abdulrazzaq, Bilal I., et al.
Publicado: (2016)

A Single-Event-Hardened Scheme of Phase-Locked Loop Microsystems for Aerospace Applications
por: Xiang, Qi, et al.
Publicado: (2022)

A 2.56 GHz Radiation Hard Phase Locked Loop ASIC for High Speed Serial Communication Links
por: Prinzie, Jeffrey, et al.
Publicado: (2018)

Update on the high speed serializer ASIC development for ATLAS Liquid Argon calorimeter upgrade
por: Liua, Tiankuan, et al.
Publicado: (2011)

The Phase-locked loop Algorithm of the Function Generation Controller
por: Magrans De Abril, Marc, et al.
Publicado: (2015)

Cannot write session to /tmp/vufind_sessions/sess_a100fickr1c444dqss8c2hdpej