Cargando…
Low power discriminator for ATLAS pixel chip
The design of the front-end (FE) pixel electronics requires low power, low noise and low threshold dispersion. In this work, we propose a new architecture for the discriminator circuit. It is based on the principle of dynamic biasing and developed for the FE chip of the ATLAS pixel upgrade. This pap...
Autores principales: | Menouni, M, Arutinov, D, Barbero, M, Beccherle, R, Dube, S, Elledge, R, Fougeron, D, Garcia-Sciveres, M, Gensolen, F, Gnani, D, Gromov, V, Hemperek, T, Karagounis, M, Kluit, R, Kruth, A, Mekkaoui, A, Rozanov, A, Schipper, J D |
---|---|
Lenguaje: | eng |
Publicado: |
CERN
2009
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.5170/CERN-2009-006.606 http://cds.cern.ch/record/1236357 |
Ejemplares similares
-
The FE-I4 Pixel Readout Integrated Circuit
por: Garcia-Sciveres, M, et al.
Publicado: (2010) -
Submission of the First Full Scale Prototype Chip for Upgraded ATLAS Pixel Detector at LHC, FE-I4A
por: Barbero, M, et al.
Publicado: (2010) -
FE-I4 ATLAS pixel chip design
por: Barbero, Marlon, et al.
Publicado: (2010) -
SEU tolerant memory design for the ATLAS pixel readout chip
por: Menouni, M, et al.
Publicado: (2013) -
Charge Pump Clock Generation PLL for the Data Output Block of the Upgraded ATLAS Pixel Front-End in 130 nm CMOS
por: Kruth, A, et al.
Publicado: (2009)