Cargando…
An FPGA-based Emulation of the G-Link Chip-Set for the ATLAS Level-1 Barrel Muon Trigger
Many High Energy Physics experiments based their serial links on the Agilent HDMP-1032/34A serializer/deserializer chip-set (or GLink). This success was mainly due to the fact that this pair of chips was able to transfer data at ∼ 1 Gb/s with a deterministic latency, fixed after each power up or res...
Autores principales: | Aloisio, A, Cevenini, F, Giordano, R, Izzo, V |
---|---|
Lenguaje: | eng |
Publicado: |
CERN
2009
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.5170/CERN-2009-006.509 http://cds.cern.ch/record/1237797 |
Ejemplares similares
-
An FPGA-based Emulation of the G-Link chip-set for the ATLAS Level-1 Barrel Muon Trigger
por: Aloisio, A, et al.
Publicado: (2009) -
Emulating the GLink Chip-Set with FPGA Serial Transceivers in the ATLAS Level-1 Muon Trigger
por: Aloisio, Alberto, et al.
Publicado: (2009) -
The Phase-1 Upgrade for the Level-1 Muon Barrel Trigger of the ATLAS Experiment at LHC
por: Izzo, V., et al.
Publicado: (2018) -
Development of an FPGA emulator for the RD53B chip
por: Mittal, Niharika
Publicado: (2020) -
Development of an FPGA Emulator for the RD53A Test Chip
por: Werran, Dustin Connor
Publicado: (2019)