Cargando…
Submission of the First Full Scale Prototype Chip for Upgraded ATLAS Pixel Detector at LHC, FE-I4A
A new ATLAS pixel chip FE-I4 is being developed for use in upgraded LHC luminosity environments, including the near-term Insertable B-Layer (IBL) upgrade. FE-I4 is designed in a 130nm CMOS technology, presenting advantages in terms of radiation tolerance and digital logic density compared to the 250...
Autores principales: | Barbero, M, Arutinov, D, Beccherle, R, Darbo, G, Dube, S, Elledge, D, Fleury, J, Fougeron, D, Garcia-Sciveres, M, Gensolen, F, Gnani, D, Gromov, V, Jensen, F, Hemperek, T, Karagounis, M, Kluit, R, Kruth, A, Mekkaoui, A, Menouni, M, Schipper, JD, Wermes, N, Zivkovic, V |
---|---|
Lenguaje: | eng |
Publicado: |
2010
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1301523 |
Ejemplares similares
-
The FE-I4 Pixel Readout Integrated Circuit
por: Garcia-Sciveres, M, et al.
Publicado: (2010) -
Low power discriminator for ATLAS pixel chip
por: Menouni, M, et al.
Publicado: (2009) -
FE-I4 ATLAS pixel chip design
por: Barbero, Marlon, et al.
Publicado: (2010) -
SEU tolerant memory design for the ATLAS pixel readout chip
por: Menouni, M, et al.
Publicado: (2013) -
Charge Pump Clock Generation PLL for the Data Output Block of the Upgraded ATLAS Pixel Front-End in 130 nm CMOS
por: Kruth, A, et al.
Publicado: (2009)