Proposal for a readout driver card for the ATLAS Insertable B-Layer

Mostrar otras versiones (1)

An additional inner layer for the existing ATLAS Pixel Detector, called Insertable B-Layer (IBL), is under design and it will be installed by Phase 1. New front-end readout ASICs fabrication (FE-I4) will replace the previous chips in this layer. The new system features higher readout speed - 160Mb/s...

Descripción completa

Detalles Bibliográficos
Autores principales: Falchieri, D, Bruni, G, Bruschi, M, D'Antone, I, Dopke, J, Flick, T, Gabrielli, A, Grosse-Knetter, J, Joseph, J, Krieger, N, Kugel, A, Morettini, P, Polini, A, Rizzi, M, Schroer, N, Travaglini, R, Zannoli, S, Zoccoli, A
Lenguaje:eng
Publicado: 2010
Materias:
Detectors and Experimental Techniques
Acceso en línea:http://cds.cern.ch/record/1307059
Descripción
Sumario:An additional inner layer for the existing ATLAS Pixel Detector, called Insertable B-Layer (IBL), is under design and it will be installed by Phase 1. New front-end readout ASICs fabrication (FE-I4) will replace the previous chips in this layer. The new system features higher readout speed - 160Mb/s per ASIC - and simplified control. The current data acquisition chains are composed of front-end detectors, readout chips, Back-Of-Crate (BOCs) cards and ReadOut Driver cards (RODs). This paper presents a proposal for the new ROD board, which implements modern FPGAs and high-speed links with the detector and with the ATLAS TDAQ system.

Ejemplares similares