Cargando…
Electronics Architecture of the LHCb Upgrade
The electronics architecture of the upgraded LHCb experiment is defined. This covers all data processing from the detectors up to the input of the data acquisition system. Building blocks for implementation are also described.
Autores principales: | Wyllie, Ken, Alessio, Federico, Gaspar, Clara, Jacobsson, Richard, Le Gac, Renaud, Neufeld, Niko, Schwemmer, Rainer |
---|---|
Lenguaje: | eng |
Publicado: |
2013
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1340939 |
Ejemplares similares
-
Electronics Architecture of LHCb for Run3 and Future Upgrades
por: Wyllie, Ken, et al.
Publicado: (2022) -
DAQ Architecture for the LHCb Upgrade
por: Liu, Guoming, et al.
Publicado: (2014) -
Clock and timing distribution in the LHCb upgraded detector and readout system
por: Alessio, F, et al.
Publicado: (2014) -
LHCb : A generic firmware core to drive the Front-End GBT-SCAs for the LHCb ugprade
por: Alessio, Federico, et al.
Publicado: (2014) -
Particle Identification on an FPGA Accelerated Compute Platform for the LHCb Upgrade
por: Fäerber, Christian, et al.
Publicado: (2017)