Cargando…
Associative Memory Design for the Fast TracKer Processor (FTK) at ATLAS
We describe a VLSI processor for pattern recognition based on Content Addressable Memory (CAM) architecture, optimized for on-line track finding in high-energy physics experiments. We have developed this device using 65 nm technology combining a full custom CAM cell with standard-cell control logic....
Autores principales: | , |
---|---|
Lenguaje: | eng |
Publicado: |
2011
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1386643 |
_version_ | 1780923223431446528 |
---|---|
author | Beretta, M AMchip, Coll |
author_facet | Beretta, M AMchip, Coll |
author_sort | Beretta, M |
collection | CERN |
description | We describe a VLSI processor for pattern recognition based on Content Addressable Memory (CAM) architecture, optimized for on-line track finding in high-energy physics experiments. We have developed this device using 65 nm technology combining a full custom CAM cell with standard-cell control logic. The customized design maximizes the pattern density, minimizes the power consumption and implements the functionalities needed for the planned Fast Tracker (FTK) [2], an ATLAS trigger upgrade project at LHC. We introduce a new variable resolution pattern matching technique using “don’t care” bits to set the pattern-matching window for each pattern and each layer can be independently. |
id | cern-1386643 |
institution | Organización Europea para la Investigación Nuclear |
language | eng |
publishDate | 2011 |
record_format | invenio |
spelling | cern-13866432019-09-30T06:29:59Zhttp://cds.cern.ch/record/1386643engBeretta, MAMchip, CollAssociative Memory Design for the Fast TracKer Processor (FTK) at ATLASDetectors and Experimental TechniquesWe describe a VLSI processor for pattern recognition based on Content Addressable Memory (CAM) architecture, optimized for on-line track finding in high-energy physics experiments. We have developed this device using 65 nm technology combining a full custom CAM cell with standard-cell control logic. The customized design maximizes the pattern density, minimizes the power consumption and implements the functionalities needed for the planned Fast Tracker (FTK) [2], an ATLAS trigger upgrade project at LHC. We introduce a new variable resolution pattern matching technique using “don’t care” bits to set the pattern-matching window for each pattern and each layer can be independently.ATL-DAQ-SLIDE-2011-591oai:cds.cern.ch:13866432011-09-30 |
spellingShingle | Detectors and Experimental Techniques Beretta, M AMchip, Coll Associative Memory Design for the Fast TracKer Processor (FTK) at ATLAS |
title | Associative Memory Design for the Fast TracKer Processor (FTK) at ATLAS |
title_full | Associative Memory Design for the Fast TracKer Processor (FTK) at ATLAS |
title_fullStr | Associative Memory Design for the Fast TracKer Processor (FTK) at ATLAS |
title_full_unstemmed | Associative Memory Design for the Fast TracKer Processor (FTK) at ATLAS |
title_short | Associative Memory Design for the Fast TracKer Processor (FTK) at ATLAS |
title_sort | associative memory design for the fast tracker processor (ftk) at atlas |
topic | Detectors and Experimental Techniques |
url | http://cds.cern.ch/record/1386643 |
work_keys_str_mv | AT berettam associativememorydesignforthefasttrackerprocessorftkatatlas AT amchipcoll associativememorydesignforthefasttrackerprocessorftkatatlas |