Cargando…

The FE-I4 Pixel Readout Chip and the IBL Module

FE-I4 is the new ATLAS pixel readout chip for the upgraded ATLAS pixel detector. Designed in a CMOS 130 nm feature size process, the IC is able to withstand higher radiation levels compared to the present generation of ATLAS pixel Front-End FE-I3, and can also cope with higher hit rate. It is thus s...

Descripción completa

Detalles Bibliográficos
Autores principales:	Barbero, Marlon, Arutinov, David, Backhaus, Malte, Fang, Xiaochao, Gonella, Laura, Hemperek, Tomasz, Karagounis, Michael, Krueger, Hans, Kruth, Andre, Wermes, Norbert, Breugnon, Patrick, Fougeron, Denis, Gensolen, Fabrice, Menouni, Mohsine, Rozanov, Sasha, Caminada, Lea, Dube, Sourabh, Fleury, Julien, Gnani, Dario, Garcia-Sciveres, Maurice, Jensen, Frank, Lu, Yunpeng, Mekkaoui, Abderrezak, Gromov, Vladimir, Kluit, Ruud, Schipper, Jan David, Zivkovic, Vladimir, Grosse-Knetter, Joern, Weingarten, Kocian, Martin
Formato:	info:eu-repo/semantics/article
Lenguaje:	eng
Publicado:	Proceedings of Science 2011
Materias:	Detectors and Experimental Techniques 9: Advanced infrastructures for detector R&D 3: Microelectronics and interconnection technology 3.2: 3D Interconnection 9.3: Precision Pixel Detectors 9.4: Silicon Tracking Devices
Acceso en línea:	http://cds.cern.ch/record/1405045

Ejemplares similares

L'infection sévère par SARS-CoV-2 comme marqueur d'un cancer non diagnostiqué - une étude populationnelle - France
por: Dugerdil, A., et al.
Publicado: (2023)

Experience with 3D integration technologies in the framework of the ATLAS pixel detector upgrade for the HL-LHC
por: Aruntinov, D, et al.
Publicado: (2013)

Test results of the first 3D-IC prototype chip developed in the framework of HL-LHC/ATLAS hybrid pixel upgrade
por: Pangaud, P, et al.
Publicado: (2014)

Pixel 2010: A résumé
por: Wermes, Norbert
Publicado: (2011)

Enable access to 3D interconnection technology
por: Moser, H-G.
Publicado: (2015)

Status and perspectives of pixel sensors based on 3D vertical integration
por: Re, V
Publicado: (2014)

CMOS MAPS in a Homogeneous 3D Process for Charged Particle Tracking
por: Manazza, A, et al.
Publicado: (2014)

Assessment of 3D integrated sensors
por: Moser, H.-G.
Publicado: (2015)

Production and characterization of SLID interconnected n-in-p pixel modules with 75 micron thin silicon sensors
por: Andricek, L, et al.
Publicado: (2014)

3D integration of Geiger-mode avalanche photodiodes aimed to very high fill-factor pixels for future linear colliders
por: Vilella, E, et al.
Publicado: (2013)

A test beam set-up for the characterization of the Geiger-mode avalanche photodiode technology for particle tracking
por: Vilella, A, et al.
Publicado: (2012)

Production and characterisation of SLID interconnected n-in-p pixel modules with 75 μm thin silicon sensors
por: Andricek, L, et al.
Publicado: (2014)

Flip chip assembly of thinned chips for hybrid pixel detector applications
por: Fritzsch, T, et al.
Publicado: (2014)

Component Processing
por: Re, V.
Publicado: (2013)

Geiger-Mode Avalanche Photodiodes in Particle Detection
por: Vilella, E, et al.
Publicado: (2012)

Recent progress in the development of 3D deep n-well CMOS MAPS
por: Traversi, Gianluca, et al.
Publicado: (2012)

The SuperB Silicon Vertex Tracker and 3D vertical integration
por: Re, Valerio
Publicado: (2011)

ORGANISATION OF THE 3D PRODUCTION
por: Re, Valerio
Publicado: (2012)

PRODUCTION OF DEDICATED SENSORS
por: Moser, Hans-Günther
Publicado: (2012)

AVAILABILITY OF WAFERS OF ASIC ELECTRONICS
por: Valerio, Re
Publicado: (2012)

WAFER POSTPROCESSING (THINNING, TSV)
por: Moser, Hans-Gunther
Publicado: (2013)

QUALIFICATION OF ASIC AND SENSORS FOR 3D INTERCONNECTION
por: Re, Valerio
Publicado: (2013)

Test interconnection and evaluation:
por: Re, V.
Publicado: (2014)

Development of active edge pixel sensors and four-side buttable modules using vertical integration technologies
por: Macchiolo, A., et al.
Publicado: (2013)

3D interconnection processing accomplished
por: Re, V.
Publicado: (2014)

Characterization of Thin Pixel Sensor Modules Interconnected with SLID Technology Irradiated to a Fluence of 2⋅10 15 $n_{eq}$ /cm 2
por: Weigell, P, et al.
Publicado: (2011)

Development of scalable frequency and power Phase-Locked Loop in 130nm CMOS technology
por: Firlej, M, et al.
Publicado: (2014)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

Tests of the First Three-Dimensionally Integrated
por: Maj, P, et al.
Publicado: (2014)

3D Interconnection with TSV
por: Moser, H-G
Publicado: (2014)

The path towards the application of new microelectronic technologies in the AIDA community
por: Re, V
Publicado: (2013)

A via last TSV process applied to ATLAS pixel detector modules: proof of principle demonstration
por: Barbero, M, et al.
Publicado: (2012)

Through Silicon Via Redistribution of I/O Pads
por: Seller, P, et al.
Publicado: (2012)

Detectors in 3D available for assessment
por: Re, Valerio
Publicado: (2014)

SEU tolerant memory design for the ATLAS pixel readout chip
por: Menouni, M, et al.
Publicado: (2013)

Optimization of the clinical workflow and patient pathway in cardiac monitor implantation and follow-up
por: Vanhala, V, et al.
Publicado: (2023)

Interim evaluation of insertable cardiac monitor signal quality in the LUX-Dx PERFORM study
por: Richards, M, et al.
Publicado: (2023)

Electroanatomical voltage mapping with a force-sensing technology catheter for diagnosis of Arrhythmogenic Right Ventricular Cardiomyopathy (ARVC)
por: Rossi, V A, et al.
Publicado: (2023)

ECG-patch assessment of atrial fibrillation during the very-early blanking predicts late blanking period recurrence: preliminary data from a prospective registry
por: Marques Antunes, M, et al.
Publicado: (2023)

The FE-I4 pixel readout system-on-chip resubmission for the insertable B-Layer project
por: Zivkovic, V, et al.
Publicado: (2012)

Cannot write session to /tmp/vufind_sessions/sess_82meri69pvpo16itc5hcqsj5td