Cargando…
Principles of VLSI RTL design: a practical guide
This book examines the impact of register transfer level (RTL) design choices that may result in issues of testability, data synchronization across clock domains, synthesizability, power consumption and routability, that appear later in the product lifecycle.
Autores principales: | Churiwala, Sanjay, Garg, Sapan, Gianfagna, Mike |
---|---|
Lenguaje: | eng |
Publicado: |
Springer
2011
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1407179 |
Ejemplares similares
-
Constraining designs for synthesis and timing analysis: a practical guide to synopsys design constraints (SDC)
por: Gangadharan, Sridhar, et al.
Publicado: (2013) -
Principles of CMOS VLSI design: systems perspective
por: Weste, Neil H E, et al.
Publicado: (1985) -
VLSI Test Principles and Architectures: Design for Testability
por: Wang, Laung-Terng, et al.
Publicado: (2006) -
Principles of CMOS VLSI design: a systems perspective
por: Weste, Neil H E, et al.
Publicado: (1993) -
PLD based design with VHDL: RTL design, synthesis and implementation
por: Taraate, Vaibbhav
Publicado: (2017)