Cargando…
Performance and Upgrade Plans of the LHCb Trigger System
The trigger of the LHCb experiment consists of two stages : an initial hardware trigger, and a high-level trigger implemented in a farm of parallel-processing CPUs. It reduces the event rate from an input of 15 MHz to an output rate of around 4 kHz. In order to maximize efficiencies and minimize bia...
Autor principal: | Gligorov, Vladimir V |
---|---|
Lenguaje: | eng |
Publicado: |
2012
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1016/j.nima.2012.08.076 http://cds.cern.ch/record/1443000 |
Ejemplares similares
-
The upgrade of the LHCb trigger system
por: Albrecht, J., et al.
Publicado: (2014) -
Anatomy of an upgrade event in the upgrade era, and implications for the LHCb trigger
por: Fitzpatrick, C, et al.
Publicado: (2014) -
Trigger selections for the LHCb upgrade
por: Williams, M, et al.
Publicado: (2014) -
Low Level Trigger Efficiencies for the LHCb Upgrade
por: Albrecht, J, et al.
Publicado: (2013) -
The 40 MHz trigger-less DAQ for the LHCb Upgrade
por: Campora Perez, D H, et al.
Publicado: (2016)