Cargando…
Evaluation of 65nm technology for CLIC pixel front-end
The CLIC vertex detector design requires a high single point resolution (~ 3 μm) and a precise time stamp (≤ 10 ns). In order to achieve this spatial resolution, small pixels (in the order of 20 μm pitch) must be used, together with the measurement of the charge deposition of neighbouring channels....
Autores principales: | Valerio, P, Bonacini, S, Ballabriga, R, Campbell, M, Llopart, X |
---|---|
Lenguaje: | eng |
Publicado: |
2011
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1443493 |
Ejemplares similares
-
A prototype hybrid pixel detector ASIC for the CLIC experiment
por: Valerio, P, et al.
Publicado: (2014) -
Design of the analog front-end for the Timepix3 and Smallpix hybrid pixel detectors in 130 nm CMOS technology
por: Gaspari, M De, et al.
Publicado: (2014) -
Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014) -
Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012) -
65-nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment
por: Ratti, Lodovico, et al.
Publicado: (2017)