Cargando…
C/VHDL Codesign for LHCb VELO zero suppression algorithms
We present a workflow to generate cycle-accurate C and VHDL code from one common description to accelerate and unify algorithm implementation and simulation for real-time DSP applications in particle detectors. We use Confluence as description language which compiles into C-code (for simulation) an...
Autor principal: | Muecke, Manfred |
---|---|
Lenguaje: | eng |
Publicado: |
2005
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1443519 |
Ejemplares similares
-
C/VHDL Codesign for LHCb VELO zero-suppression algorithms
por: Muecke, Manfred
Publicado: (2005) -
Unified C/VHDL Model Generation of FPGA-based LHCb VELO algorithms
por: Muecke, Manfred, et al.
Publicado: (2007) -
VHDL for logic synthesis
por: Rushton, Andrew
Publicado: (2011) -
VHDL made easy
por: Pellerin, David, et al.
Publicado: (1997) -
VHDL for logic synthesis
por: Rushton, Andrew
Publicado: (1998)