Cargando…

DSP processor fundamentals: architectures and features

Detalles Bibliográficos
Autor principal: Lapsley, Phil
Lenguaje:eng
Publicado: IEEE Press 1997
Materias:
Acceso en línea:http://cds.cern.ch/record/1480828
_version_ 1780925898359308288
author Lapsley, Phil
author_facet Lapsley, Phil
author_sort Lapsley, Phil
collection CERN
id cern-1480828
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 1997
publisher IEEE Press
record_format invenio
spelling cern-14808282021-04-22T00:23:07Zhttp://cds.cern.ch/record/1480828engLapsley, PhilDSP processor fundamentals: architectures and featuresEngineeringIEEE Pressoai:cds.cern.ch:14808281997
spellingShingle Engineering
Lapsley, Phil
DSP processor fundamentals: architectures and features
title DSP processor fundamentals: architectures and features
title_full DSP processor fundamentals: architectures and features
title_fullStr DSP processor fundamentals: architectures and features
title_full_unstemmed DSP processor fundamentals: architectures and features
title_short DSP processor fundamentals: architectures and features
title_sort dsp processor fundamentals: architectures and features
topic Engineering
url http://cds.cern.ch/record/1480828
work_keys_str_mv AT lapsleyphil dspprocessorfundamentalsarchitecturesandfeatures