Monolithic phase-locked loops and clock recovery circuits: theory and design

Ejemplares similares

• Phase-locked loop circuit design
  por: Wolaver, Dan H
  Publicado: (1991)
• Study of a Phase Locked Loop based Clock and Data Recovery Circuit for 2.5 Gbps data-rate
  por: Marinaci, Stefano
  Publicado: (2023)
• Theory of digital phase-locked loops for suppressed carrier recovery
  por: Osborne, Molly Carter
  Publicado: (1979)
• On-chip Phase Locked Loop (PLL) design for clock multiplier in CMOS Monolithic Active Pixel Sensors (MAPS)
  por: Sun, Q, et al.
  Publicado: (2009)
• Phase-locked loop circuit design /
  por: Wolaver, Dan H.
  Publicado: (1991)