The upgrade of the PreProcessor system of the ATLAS level-1 calorimeter trigger

Mostrar otras versiones (1)

The ATLAS Level-1 Calorimeter Trigger is a pipelined system to identify high-pT objects and to build energy sums within a fixed latency of ~2 us. It consists of a PreProcessor, which conditions and digitises analogue calorimeter signals, and two object-finding processors. The PreProcessor's tas...

Descripción completa

Detalles Bibliográficos
Autor principal: Andrei, V
Lenguaje:eng
Publicado: 2012
Materias:
Detectors and Experimental Techniques
Acceso en línea:http://cds.cern.ch/record/1490385
_version_ 1780926388072611840
author Andrei, V
author_facet Andrei, V
author_sort Andrei, V
collection CERN
description The ATLAS Level-1 Calorimeter Trigger is a pipelined system to identify high-pT objects and to build energy sums within a fixed latency of ~2 us. It consists of a PreProcessor, which conditions and digitises analogue calorimeter signals, and two object-finding processors. The PreProcessor's tasks are implemented on a Multi-Chip Module, holding ADCs, time-adjustment and digital processing ASICs, and LVDS serialisers. A pin-compatible substitute, based on today's technology, like dual-channel ADCs and FPGAs, has been built to improve the BCID and pedestal subtraction algorithms. Test results with the first prototype are presented.
id cern-1490385
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 2012
record_format invenio
spelling cern-14903852019-09-30T06:29:59Zhttp://cds.cern.ch/record/1490385engAndrei, VThe upgrade of the PreProcessor system of the ATLAS level-1 calorimeter triggerDetectors and Experimental TechniquesThe ATLAS Level-1 Calorimeter Trigger is a pipelined system to identify high-pT objects and to build energy sums within a fixed latency of ~2 us. It consists of a PreProcessor, which conditions and digitises analogue calorimeter signals, and two object-finding processors. The PreProcessor's tasks are implemented on a Multi-Chip Module, holding ADCs, time-adjustment and digital processing ASICs, and LVDS serialisers. A pin-compatible substitute, based on today's technology, like dual-channel ADCs and FPGAs, has been built to improve the BCID and pedestal subtraction algorithms. Test results with the first prototype are presented.ATL-DAQ-PROC-2012-053oai:cds.cern.ch:14903852012-10-29
spellingShingle Detectors and Experimental Techniques
Andrei, V
The upgrade of the PreProcessor system of the ATLAS level-1 calorimeter trigger
title The upgrade of the PreProcessor system of the ATLAS level-1 calorimeter trigger
title_full The upgrade of the PreProcessor system of the ATLAS level-1 calorimeter trigger
title_fullStr The upgrade of the PreProcessor system of the ATLAS level-1 calorimeter trigger
title_full_unstemmed The upgrade of the PreProcessor system of the ATLAS level-1 calorimeter trigger
title_short The upgrade of the PreProcessor system of the ATLAS level-1 calorimeter trigger
title_sort upgrade of the preprocessor system of the atlas level-1 calorimeter trigger
topic Detectors and Experimental Techniques
url http://cds.cern.ch/record/1490385
work_keys_str_mv AT andreiv theupgradeofthepreprocessorsystemoftheatlaslevel1calorimetertrigger
AT andreiv upgradeofthepreprocessorsystemoftheatlaslevel1calorimetertrigger

Ejemplares similares