Cargando…
Scalable Multi-core Architectures: Design Methodologies and Tools
As Moore’s law continues to unfold, two important trends have recently emerged. First, the growth of chip capacity is translated into a corresponding increase of number of cores. Second, the parallalization of the computation and 3D integration technologies lead to distributed memory architectures....
Autores principales: | Soudris, Dimitrios, Jantsch, Axel |
---|---|
Lenguaje: | eng |
Publicado: |
Springer
2012
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1007/978-1-4419-6778-7 http://cds.cern.ch/record/1503615 |
Ejemplares similares
-
Designing 2D and 3D network-on-chip architectures
por: Tatas, Konstantinos, et al.
Publicado: (2014) -
IoT for smart grids: design challenges and paradigms
por: Siozios, Kostas, et al.
Publicado: (2018) -
Three-dimensional design methodologies for tree-based FPGA architecture
por: Pangracious, Vinod, et al.
Publicado: (2015) -
Trusted computing for embedded systems
por: Candaele, Bernard, et al.
Publicado: (2015) -
Embedded memory design for multi-core and systems on chip
por: Mohammad, Baker
Publicado: (2014)