Cargando…
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
Low-power ASIC/FPGA based designs are important due to the need for extended battery life, reduced form factor, and lower packaging and cooling costs for electronic devices. These products require fast turnaround time because of the increasing demand for handheld electronic devices such as cell-phon...
Autores principales: | Ahuja, Sumit, Lakshminarayana, Avinash, Shukla, Sandeep Kumar |
---|---|
Lenguaje: | eng |
Publicado: |
Springer
2012
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1007/978-1-4614-0872-7 http://cds.cern.ch/record/1503721 |
Ejemplares similares
-
Low-power design and power-aware verification
por: Khondkar, Progyna
Publicado: (2017) -
Low power interconnect design
por: Saini, Sandeep
Publicado: (2015) -
Power electronics design handbook: low-power components and applications
por: Kularatna, Nihal
Publicado: (2006) -
Low power VLSI design: fundamentals
por: Sarkar, Angsuman, et al.
Publicado: (2016) -
Low-power CMOS design
por: Chandrakasan, Anantha P, et al.
Publicado: (1998)