Cargando…
Hardware design verification: simulation and formal method-based approaches
Autor principal: | Lam, William K C |
---|---|
Lenguaje: | eng |
Publicado: |
Prentice Hall Professional Technical Reference
2005
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1508347 |
Ejemplares similares
-
Formal verification of floating-point hardware design: a mathematical approach
por: Russinoff, David M, et al.
Publicado: (2018) -
Formal verification: an essential toolkit for modern VLSI design
por: Seligman, Erik, et al.
Publicado: (2015) -
A formal notation for hardware and software verification
por: Chapman, R, et al.
Publicado: (1986) -
Formal verification of Simulink/Stateflow diagrams: a deductive approach
por: Zhan, Naijun, et al.
Publicado: (2017) -
Simulated annealing hardware tool
por: Niittylahti, J
Publicado: (1993)