Cargando…
A practical guide to adopting the Universal Verification Methodology (UVM)
Autores principales: | Rosenberg, Sharon, Meade, Kathleen |
---|---|
Lenguaje: | eng |
Publicado: |
Cadence Design Systems
2013
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1520147 |
Ejemplares similares
-
The UVM primer: a step-by-step introduction to the Universal Verification Methodology
por: Salemi, Ray
Publicado: (2013) -
Simulation Environment Based on the Universal Verification Methodology
por: Fiergolski, Adrian
Publicado: (2017) -
A SystemVerilog-UVM Methodology for the Design, Simulation and Verification of Complex Readout Chips in High Energy Physics Applications
por: Marconi, Sara, et al.
Publicado: (2017) -
Mixed-signal methodology guide: advanced methodology for AMS IP and SOC design, verification and implementation
por: Chen, Jess, et al.
Publicado: (2012) -
A UVM simulation environment for the study, optimization and verification of HL-LHC digital pixel readout chips
por: Marconi, Sara, et al.
Publicado: (2018)