Cargando…
Open borders for system-on-a-chip buses: A wire format for connecting large physics controls
Autores principales: | Kreider, M, Bar, R, Beck, D, Terpstra, W, Davies, J, Grout, V, Lewis, J, Serrano, J, Wlostowski, T |
---|---|
Publicado: |
2012
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1103/PhysRevSTAB.15.082801 http://cds.cern.ch/record/1559774 |
Ejemplares similares
-
EtherBone - A Network Layer for the Wishbone SoC Bus
por: Kreider, M, et al.
Publicado: (2011) -
Buses and standards for LHC
por: Müller, H, et al.
Publicado: (1990) -
Global mobile: connecting without walls, wires or borders
por: Johnson, Fred
Publicado: (2005) -
Buses at the crossroads
Publicado: (1990) -
Microcomputer buses
por: Cram, R M
Publicado: (1991)