Cargando…

A hardware processor for on-line event reconstruction

Detalles Bibliográficos
Autores principales:	Kostarakis, P, Tröster, D A
Lenguaje:	eng
Publicado:	1985
Materias:	Detectors and Experimental Techniques
Acceso en línea:	http://cds.cern.ch/record/158764

Ejemplares similares

MORPION: a fast hardware processor for straight line finding in MWPC
por: Mur, M
Publicado: (1980)

Hardware studies for the upgrade of the ATLAS Central Trigger Processor
por: Berge, D, et al.
Publicado: (2009)

The hardware track finder processor in CMS at CERN
por: Kluge, A
Publicado: (1997)

Special hardware processors for wire chamber data
por: CERN. Geneva. Super Proton Synchrotron Division (SPS)
Publicado: (No d)

Design of hardware processors for use in high-energy physics
por: Fucci, A, et al.
Publicado: (1974)

The ATLAS RoB pre-processor hardware implementation based on a digital signal processor
por: Weber dos Santos, R, et al.
Publicado: (1996)

Reconfigurable hardware approach to build the central trigger processor
por: Buyanov, O
Publicado: (1995)

Distributed processors allow revolutionnary hardware / software partitioning
por: Macé, J R, et al.
Publicado: (2002)

Feasibility of the Hardware Muon Trigger Track Finder Processor in CMS
por: Kluge, A, et al.
Publicado: (1998)

Hardware processors for pattern recognition tasks in experiments with wire chambers
por: Verkerk, Catharinus
Publicado: (1975)

The Hardware Muon Trigger Track Finder Processor in CMS - Architecture and Algorithm
por: Kluge, Alexander, et al.
Publicado: (1997)

The Hardware Muon Trigger Track Finder Processor in CMS - Specification and Method
por: Kluge, Alexander, et al.
Publicado: (1997)

Hardware and firmware developments for the upgrade of the ATLAS Level-1 Central Trigger Processor
por: Anders, G, et al.
Publicado: (2013)

The ALEPH event-processor
por: Jost, B
Publicado: (1988)

The Hardware Muon Trigger Track Finder Processor in CMS - Prototype and Final Implementation
por: Kluge, Alexander, et al.
Publicado: (1997)

Hardware, firmware and software developments for the upgrade of the ATLAS Level-1 Central Trigger Processor
por: Ghibaudi, M, et al.
Publicado: (2013)

The VMEbus processor hardware and software infrastructure in ATLAS
por: Joos, Markus
Publicado: (2005)

The 3081/E processor and its on-line use
por: Rankin, P, et al.
Publicado: (1985)

Status of event selection processors at CERN
por: Verkerk, Catharinus
Publicado: (1982)

Event analysis using a massively parallel processor
por: Bale, A, et al.
Publicado: (1990)

Design of the ATLAS phase-II hardware-based tracking processor
por: Poggi, Riccardo
Publicado: (2018)

Commercial highly parallel signal processors on-line?
por: Krischer, Werner
Publicado: (1989)

An 'artificial retina' processor for track reconstruction at the full LHC crossing rate
por: Abba, A, et al.
Publicado: (2016)

Experiment on-line hardware multiplicity encoder
por: Hammarström, R
Publicado: (1984)

The multistep chamber as a hardware event buffer
por: Astier, Pierre, et al.
Publicado: (1990)

The 3081/E processor
por: Kunz, P F, et al.
Publicado: (1984)

Simulation of a macro-pipelined multi-cpu event processor for use in FASTBUS
por: Letheren, M F, et al.
Publicado: (1989)

High p$_{T}$ event trigger and processor the ISR axial field spectrometer
por: Fabjan, Christian Wolfgang
Publicado: (1980)

A Track Reconstructing Low-latency Trigger Processor for High-energy Physics
por: de Cuveland, Jan
Publicado: (2009)

On-line tracking processors at hadron colliders: The SVT experience at CDF II and beyond
por: Adelman, J, et al.
Publicado: (2007)

The ALICE central trigger processor
por: Bloodworth, Ian J, et al.
Publicado: (2000)

Fast processors for on-line treatement of data from high-energy physics experiments
por: Fucci, A, et al.
Publicado: (1975)

New Small Wheel Muon Detector Trigger Processor Hardware and Beyond Standard Model Searches Using Machine Learning Techniques in the ATLAS Experiment at LHC
por: Dinu, Ioan-Mihail
Publicado: (2023)

On-line event reconstruction using a parallel in-memory data base
por: Argante, E, et al.
Publicado: (1995)

Special purpose processors
por: Verkerk, C
Publicado: (1974)

A Fastbus acquisition system based on the Fastbus Intersegment Processor and its Event-oriented memory (EDIP)
por: Charpentier, P, et al.
Publicado: (1988)

The ITC Space-Point Processor
por: Cameron, W, et al.
Publicado: (1993)

The Associative Memory Boards for the FTK Processor at ATLAS
por: Calabro, D, et al.
Publicado: (2013)

The Associative Memory Boards for the FTK Processor at ATLAS
por: Calabro', D, et al.
Publicado: (2013)

Use of FPGA embedded processors for fast cluster reconstruction in the NA62 liquid krypton electromagnetic calorimeter
por: Badoni, D, et al.
Publicado: (2014)

Cannot write session to /tmp/vufind_sessions/sess_s5vklr24jdfdpn6m2i0c2l4apv