Cargando…

An 8-channel programmable 80/160/320 Mbit/s radiation-hard phase-aligner circuit in 130-nm CMOS

The design of an 8-channel phase-aligner which is part of the GBTX chip for the LHC upgrade program is presented. The circuit is able to align the phases of up to 8 serial data streams to the GBTX transmitter clock so that the data can be merged, serialized and transmitted to the counting room. The...

Descripción completa

Detalles Bibliográficos
Autores principales:	Tavernier, F, Bonacini, S, Moreira, P
Lenguaje:	eng
Publicado:	2012
Materias:	Detectors and Experimental Techniques
Acceso en línea:	https://dx.doi.org/10.1088/1748-0221/7/12/C12022 http://cds.cern.ch/record/1608682

Ejemplares similares

The eCDR, a Radiation-Hard 40/80/160/320 Mbit/s CDR with internal VCO frequency calibration and 195 ps programmable phase resolution in 130 nm CMOS
por: Tavernier, Filip, et al.
Publicado: (2013)

A radiation-hard PLL for frequency multiplication with programmable input clock and phase-selectable output signals in 130 nm CMOS
por: Poltorak, K, et al.
Publicado: (2012)

Design and characterization of an SEU-robust register in 130nm CMOS for application in HEP ASICs
por: Bonacini, S
Publicado: (2010)

Radiation hard true single-phase-clock logic for high-speed circuits in 28 nm CMOS
por: Klekotko, A, et al.
Publicado: (2023)

Status of the 80Mbit/s Receiver for the CMS digital optical link
por: Faccio, F, et al.
Publicado: (2000)

Single event upset tests of an 80Mbit/s optical receiver
por: Faccio, F, et al.
Publicado: (2000)

Development of Radiation-hard Bandgap Reference and Temperature Sensor in CMOS 130 nm Technology
por: Kuczynska, Marika, et al.
Publicado: (2015)

A 10 Gb/s laser driver in 130 nm CMOS technology for high energy physics applications
por: Zhang, T, et al.
Publicado: (2015)

An 80 Mbit/s radiation-tolerant optical receiver for the CMS digital optical link
por: Faccio, F, et al.
Publicado: (2000)

An amplifier with AGC for the 80 Mbit/s optical receiver of the CMS digital optical link
por: Faccio, F, et al.
Publicado: (1999)

10-Gb/s Distributed Amplifier-Based VCSEL Driver IC With ESD Protection in 130-nm CMOS
por: Zhang, Tao, et al.
Publicado: (2016)

Radiation hardness studies of a 130 nm Silicon Germanium BiCMOS technology with a dedicated ASIC
por: Díez, S, et al.
Publicado: (2009)

80Mbit/s digital optical links for control, timing and trigger of the CMS tracker
por: Gill, K, et al.
Publicado: (2002)

Développement de circuits logiques programmables résistants aux alas logiques en technologie CMOS submicrométrique
por: Bonacini, Sandro
Publicado: (2007)

TID Tolerance of commercial 130nm CMOS Technologies for HEP experiments
por: Gonella, Laura
Publicado: (2017)

MAPS in 130 nm triple well CMOS technology for HEP applications
por: Pozzati, E, et al.
Publicado: (2007)

A CMOS 130nm Evaluation digitzer chip for silicon strips readout
por: Da Silva, W, et al.
Publicado: (2007)

Low-noise design issues for analog front-end electronics in 130 nm and 90 nm CMOS technologies
por: Manghisoni, M, et al.
Publicado: (2007)

Development of front-end electronics for LumiCal detector in CMOS 130 nm technology
por: Moron, J, et al.
Publicado: (2015)

Development of front-end electronics for LumiCal detector in CMOS 130 nm technology
por: Firlej, M, et al.
Publicado: (2015)

Total Ionizing Dose effects in 130-nm commercial CMOS technologies for HEP experiments
por: Gonella, L, et al.
Publicado: (2007)

Development of scalable frequency and power Phase-Locked Loop in 130nm CMOS technology
por: Firlej, M, et al.
Publicado: (2014)

Integrated High Resolution Digital Color Light Sensor in 130 nm CMOS Technology
por: Strle, Drago, et al.
Publicado: (2015)

Sub-terahertz feedback interferometry and imaging with emitters in 130 nm BiCMOS technology
por: But, Dmytro B., et al.
Publicado: (2023)

Low-noise and low-power front-end in 130 nm CMOS for triple-GEM detectors supporting wide range of detector capacitances with gain and peaking time programmability.
por: Dabrowski, M, et al.
Publicado: (2018)

Circuit design with a commercial 0.13 $\mu$m CMOS technology for high energy physics applications
por: Hänsler, Kurt, et al.
Publicado: (2003)

Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012)

On LANs and MANs: an evolution from Mbit\/s to Gbit\/s
por: Zafiropulo, P
Publicado: (1991)

An 8-Channel ASD in 130 nm CMOS for ATLAS Muon Drift Tube Readout at the HL-LHC
por: Fras, Markus, et al.
Publicado: (2018)

Single Event Gate Rupture in 130-nm CMOS Transistor Arrays Subjected to X-Ray Irradiation
por: Silvestri, M, et al.
Publicado: (2010)

Low power switched-resistor band-pass filter for neural recording channels in 130nm CMOS
por: Centurelli, Francesco, et al.
Publicado: (2020)

A radiation-hard 80-MHz clock and data recovery circuit for LHC
por: Toifl, Thomas H, et al.
Publicado: (1998)

Radiation hard DMAPS pixel sensors in 150 nm CMOS technology for operation at LHC
por: Barbero, M., et al.
Publicado: (2019)

Design of the analog front-end for the Timepix3 and Smallpix hybrid pixel detectors in 130 nm CMOS technology
por: Gaspari, M De, et al.
Publicado: (2014)

A High-resolution, Wide-range, Radiation-hard Clock Phase-shifter in a 65 nm CMOS Technology
por: Kulis, Szymon, et al.
Publicado: (2019)

1-Grad total dose evaluation of 65 nm CMOS technology for the HL-LHC upgrades
por: Menouni, M, et al.
Publicado: (2015)

Reliability of the Renesas 16 Mbit SRAM in the Radiation Environment of the LHC
por: Schramm, Volker
Publicado: (2019)

10 Mbits/sec Serial data links between computers
por: CERN. Geneva. Super Proton Synchrotron Division (SPS)
Publicado: (No d)

Radiation hardness studies of AMS HV-CMOS 350 nm prototype chip HVStripV1
por: Kanisauskas, K, et al.
Publicado: (2017)

Charge Pump Clock Generation PLL for the Data Output Block of the Upgraded ATLAS Pixel Front-End in 130 nm CMOS
por: Kruth, A, et al.
Publicado: (2009)

Cannot write session to /tmp/vufind_sessions/sess_qsm2ib8csun4qo7h1kd2eekg4b