Cargando…

Component Processing

Detalles Bibliográficos
Autor principal:	Re, V.
Formato:	info:eu-repo/semantics/article
Lenguaje:	eng
Publicado:	2013
Materias:	Detectors and Experimental Techniques 3: Microelectronics and interconnection technology 3.2: 3D Interconnection
Acceso en línea:	http://cds.cern.ch/record/1610543

Ejemplares similares

3D interconnection processing accomplished
por: Re, V.
Publicado: (2014)

CMOS MAPS in a Homogeneous 3D Process for Charged Particle Tracking
por: Manazza, A, et al.
Publicado: (2014)

The path towards the application of new microelectronic technologies in the AIDA community
por: Re, V
Publicado: (2013)

Status and perspectives of pixel sensors based on 3D vertical integration
por: Re, V
Publicado: (2014)

Test interconnection and evaluation:
por: Re, V.
Publicado: (2014)

QUALIFICATION OF ASIC AND SENSORS FOR 3D INTERCONNECTION
por: Re, Valerio
Publicado: (2013)

The SuperB Silicon Vertex Tracker and 3D vertical integration
por: Re, Valerio
Publicado: (2011)

ORGANISATION OF THE 3D PRODUCTION
por: Re, Valerio
Publicado: (2012)

AVAILABILITY OF WAFERS OF ASIC ELECTRONICS
por: Valerio, Re
Publicado: (2012)

Detectors in 3D available for assessment
por: Re, Valerio
Publicado: (2014)

Perspectives of 65 nm CMOS technologies for high performance front-end electronics
por: Traversi, G, et al.
Publicado: (2014)

Recent progress in the development of 3D deep n-well CMOS MAPS
por: Traversi, Gianluca, et al.
Publicado: (2012)

A via last TSV process applied to ATLAS pixel detector modules: proof of principle demonstration
por: Barbero, M, et al.
Publicado: (2012)

3D integration of Geiger-mode avalanche photodiodes aimed to very high fill-factor pixels for future linear colliders
por: Vilella, E, et al.
Publicado: (2013)

Experience with 3D integration technologies in the framework of the ATLAS pixel detector upgrade for the HL-LHC
por: Aruntinov, D, et al.
Publicado: (2013)

WAFER POSTPROCESSING (THINNING, TSV)
por: Moser, Hans-Gunther
Publicado: (2013)

Development of active edge pixel sensors and four-side buttable modules using vertical integration technologies
por: Macchiolo, A., et al.
Publicado: (2013)

Enable access to 3D interconnection technology
por: Moser, H-G.
Publicado: (2015)

Assessment of 3D integrated sensors
por: Moser, H.-G.
Publicado: (2015)

Production and characterization of SLID interconnected n-in-p pixel modules with 75 micron thin silicon sensors
por: Andricek, L, et al.
Publicado: (2014)

A test beam set-up for the characterization of the Geiger-mode avalanche photodiode technology for particle tracking
por: Vilella, A, et al.
Publicado: (2012)

Production and characterisation of SLID interconnected n-in-p pixel modules with 75 μm thin silicon sensors
por: Andricek, L, et al.
Publicado: (2014)

Test results of the first 3D-IC prototype chip developed in the framework of HL-LHC/ATLAS hybrid pixel upgrade
por: Pangaud, P, et al.
Publicado: (2014)

Flip chip assembly of thinned chips for hybrid pixel detector applications
por: Fritzsch, T, et al.
Publicado: (2014)

Geiger-Mode Avalanche Photodiodes in Particle Detection
por: Vilella, E, et al.
Publicado: (2012)

PRODUCTION OF DEDICATED SENSORS
por: Moser, Hans-Günther
Publicado: (2012)

Characterization of Thin Pixel Sensor Modules Interconnected with SLID Technology Irradiated to a Fluence of 2⋅10 15 $n_{eq}$ /cm 2
por: Weigell, P, et al.
Publicado: (2011)

Development of scalable frequency and power Phase-Locked Loop in 130nm CMOS technology
por: Firlej, M, et al.
Publicado: (2014)

Tests of the First Three-Dimensionally Integrated
por: Maj, P, et al.
Publicado: (2014)

3D Interconnection with TSV
por: Moser, H-G
Publicado: (2014)

Through Silicon Via Redistribution of I/O Pads
por: Seller, P, et al.
Publicado: (2012)

SLID-ICV Vertical Integration Technology for the ATLAS Pixel Upgrades
por: Macchiolo, A., et al.
Publicado: (2012)

Design cas témoins apparié sur score de risque : un outil méthodologique original pour une étude de l'efficacité vaccinale et des conséquences médicales de l'hospitalisation pour COVID-19 en France.
por: Semenzato, L., et al.
Publicado: (2023)

Validation of first set of IP blocks
por: Re, V.
Publicado: (2015)

1st set of macro blocks
por: Re, V.
Publicado: (2014)

The FE-I4 pixel readout system-on-chip resubmission for the insertable B-Layer project
por: Zivkovic, V, et al.
Publicado: (2012)

SEU tolerant memory design for the ATLAS pixel readout chip
por: Menouni, M, et al.
Publicado: (2013)

A 10MS/s 8-bit charge-redistribution ADC for hybrid pixel applications in 65m CMOS
por: Kishishita, T, et al.
Publicado: (2013)

Prototype of a gigabit data transmitter in 65 nm CMOS for DEPFET pixel detectors at Belle-II
por: Kishishita, T, et al.
Publicado: (2013)

Validation of second set of IP blocks
por: Martin Chassard, G.
Publicado: (2015)

Cannot write session to /tmp/vufind_sessions/sess_t2rh074u1s47bpsic4m1vl4mud