Cargando…
A prototype hybrid pixel detector ASIC for the CLIC experiment
A prototype hybrid pixel detector ASIC specifically designed to the requirements of the vertex detector for CLIC is described and first electrical measurements are presented. The chip has been designed using a commercial 65 nm CMOS technology and comprises a matrix of 64x64 square pixels with 25 μm...
Autores principales: | Valerio, P, Alozy, J, Arfaoui, S, Ballabriga, R, Benoit, M, Bonacini, S, Campbell, M, Dannheim, D, De Gaspari, M, Felici, D, Kulis, S, Llopart, X, Nascetti, A, Poikela, T, Wong, W S |
---|---|
Lenguaje: | eng |
Publicado: |
2014
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/9/01/C01012 http://cds.cern.ch/record/1635171 |
Ejemplares similares
-
Evaluation of 65nm technology for CLIC pixel front-end
por: Valerio, P, et al.
Publicado: (2011) -
Design of the analog front-end for the Timepix3 and Smallpix hybrid pixel detectors in 130 nm CMOS technology
por: Gaspari, M De, et al.
Publicado: (2014) -
Review of hybrid pixel detector readout ASICs for spectroscopic X-ray imaging
por: Ballabriga, R, et al.
Publicado: (2016) -
VeloPix: the pixel ASIC for the LHCb upgrade
por: Poikela, Tuomas, et al.
Publicado: (2015) -
Introducing Timepix2, a frame-based pixel detector readout ASIC measuring energy deposition and arrival time
por: Wong, W S, et al.
Publicado: (2020)