Cargando…
A 500 MHz CCD serial analog memory
Autores principales: | Cresswell, J V, Carvahlo, I, Le Noble, M, Benolo, A, Kule, R |
---|---|
Lenguaje: | eng |
Publicado: |
1986
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/166913 |
Ejemplares similares
-
Implementation of a 66 MHz analog memory as a front end for LHC detectors
por: Munday, D J, et al.
Publicado: (1993) -
A 16 BIT-40 MHZ readout system based on dual port analog memories for LHC experiments
por: Ardelean, J, et al.
Publicado: (1996) -
A 66 MHz, 32-channel analog memory circuit with data selection for fast silicon detectors
por: Munday, D J, et al.
Publicado: (1992) -
A 16 bit-40 MHZ readout system based on dual port analog memories for LHC experiments
por: Breton, D, et al.
Publicado: (1996) -
Pixel CCD RASNIK
por: Bensinger, J, et al.
Publicado: (1997)