Cargando…
Through Silicon Via Redistribution of I/O Pads
An 80x80 pixel ASIC for connection to CdTe detectors for spectroscopic X-ray imaging has been designed at the Rutherford Appleton Laboratory. The 20mm x 21.4mm ASIC is intrinsically 3-side butt-able when bump bonded to a 20mm x 20mm detector. The 4th edge has readout structures and the input/output...
Autores principales: | Seller, P, Bell, S, Wilson, M D, Veale, M C |
---|---|
Formato: | info:eu-repo/semantics/article |
Lenguaje: | eng |
Publicado: |
2012
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1693481 |
Ejemplares similares
-
The SuperB Silicon Vertex Tracker and 3D vertical integration
por: Re, Valerio
Publicado: (2011) -
Production and characterization of SLID interconnected n-in-p pixel modules with 75 micron thin silicon sensors
por: Andricek, L, et al.
Publicado: (2014) -
Production and characterisation of SLID interconnected n-in-p pixel modules with 75 μm thin silicon sensors
por: Andricek, L, et al.
Publicado: (2014) -
Development of scalable frequency and power Phase-Locked Loop in 130nm CMOS technology
por: Firlej, M, et al.
Publicado: (2014) -
A via last TSV process applied to ATLAS pixel detector modules: proof of principle demonstration
por: Barbero, M, et al.
Publicado: (2012)