Cargando…
A Flexible simulation and verification framework for next generation hybrid pixel readout chips in High Energy Physics
Autor principal: | Marconi, Sara |
---|---|
Lenguaje: | eng |
Publicado: |
2014
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1711786 |
Ejemplares similares
-
A UVM simulation environment for the study, optimization and verification of HL-LHC digital pixel readout chips
por: Marconi, Sara, et al.
Publicado: (2018) -
Readout Architecture for Hybrid Pixel Readout Chips
por: Poikela, Tuomas Sakari
Publicado: (2015) -
Design and Verification of Digital Architecture of 65K Pixel Readout Chip for High-Energy Physics
por: Poikela, Tuomas
Publicado: (2010) -
Simulation of digital pixel readout chip architectures with the RD53 SystemVerilog-UVM verification environment using Monte Carlo physics data
por: Conti, E, et al.
Publicado: (2016) -
Digital column readout architectures for hybrid pixel detector readout chips
por: Poikela, T, et al.
Publicado: (2014)