Cargando…
Directions in parallel processor architecture, and GPUs too
<!--HTML--><p>Modern computing is power-limited in every domain of computing. Performance increments extracted from instruction-level parallelism (ILP) are no longer power-efficient; they haven't been for some time. Thread-level parallelism (TLP) is a more easily exploited form o...
Autor principal: | Giroux, Olivier |
---|---|
Lenguaje: | eng |
Publicado: |
2014
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1714080 |
Ejemplares similares
-
Heterogeneous System Architectures from APUs to discrete GPUs
por: Stefanizzi, Bruno
Publicado: (2013) -
CUDA programming: a developer's guide to parallel computing with GPUs
por: Cook, Shane
Publicado: (2013) -
Content addressable parallel processors
por: Foster, Caxton C
Publicado: (1976) -
$\alpha_{critical}$ for parallel processors
por: Moncrieff, D, et al.
Publicado: (1994) -
Fast parallel event reconstruction
por: Kisel, Ivan
Publicado: (2010)