Cargando…
A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment.
The readout of silicon strip sensors in the upgraded Tracker System of Large Hadron Collider beauty (LHCb) experiment will require a novel complex Application Specific Integrated Circuit (ASIC). The ASIC will extract and digitise analogue signal from the sensor and subsequently will perform digital...
Autores principales: | , , , , |
---|---|
Formato: | info:eu-repo/semantics/article |
Lenguaje: | eng |
Publicado: |
JINST
2014
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/9/07/P07006 http://cds.cern.ch/record/1741589 |
_version_ | 1780942664157364224 |
---|---|
author | Firlej, M Fiutowski, M Idzik, M Moron, J Swientek, K |
author_facet | Firlej, M Fiutowski, M Idzik, M Moron, J Swientek, K |
author_sort | Firlej, M |
collection | CERN |
description | The readout of silicon strip sensors in the upgraded Tracker System of Large Hadron Collider beauty (LHCb) experiment will require a novel complex Application Specific Integrated Circuit (ASIC). The ASIC will extract and digitise analogue signal from the sensor and subsequently will perform digital processing and serial data transmission. One of the key processing blocks, placed in each channel, will be an Analogue to Digital Converter (ADC). A prototype of fast, low-power 6-bit Successive Approximation Register (SAR) ADC was designed, fabricated and tested. The measurements of ADC prototypes confirmed simulation results showing excellent overall performance. In particular, very good resolution with Effective Number Of Bits (ENOB) 5.85 was obtained together with very low power consumption of 0.35 mW at 40 MS/s sampling rate. The results of the performed static and dynamic measurements confirm excellent ADC operation for higher sampling rates up to 80 MS/s. |
format | info:eu-repo/semantics/article |
id | cern-1741589 |
institution | Organización Europea para la Investigación Nuclear |
language | eng |
publishDate | 2014 |
publisher | JINST |
record_format | invenio |
spelling | cern-17415892019-09-30T06:29:59Z doi:10.1088/1748-0221/9/07/P07006 http://cds.cern.ch/record/1741589 eng Firlej, M Fiutowski, M Idzik, M Moron, J Swientek, K A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment. Detectors and Experimental Techniques 3: Microelectronics and interconnection technology 3.3: Shareable IP Blocks for HEP The readout of silicon strip sensors in the upgraded Tracker System of Large Hadron Collider beauty (LHCb) experiment will require a novel complex Application Specific Integrated Circuit (ASIC). The ASIC will extract and digitise analogue signal from the sensor and subsequently will perform digital processing and serial data transmission. One of the key processing blocks, placed in each channel, will be an Analogue to Digital Converter (ADC). A prototype of fast, low-power 6-bit Successive Approximation Register (SAR) ADC was designed, fabricated and tested. The measurements of ADC prototypes confirmed simulation results showing excellent overall performance. In particular, very good resolution with Effective Number Of Bits (ENOB) 5.85 was obtained together with very low power consumption of 0.35 mW at 40 MS/s sampling rate. The results of the performed static and dynamic measurements confirm excellent ADC operation for higher sampling rates up to 80 MS/s. info:eu-repo/grantAgreement/EC/FP7/262025 info:eu-repo/semantics/openAccess Education Level info:eu-repo/semantics/article http://cds.cern.ch/record/1741589 JINST JINST, (2014) pp. P07006 2014 |
spellingShingle | Detectors and Experimental Techniques 3: Microelectronics and interconnection technology 3.3: Shareable IP Blocks for HEP Firlej, M Fiutowski, M Idzik, M Moron, J Swientek, K A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment. |
title | A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment. |
title_full | A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment. |
title_fullStr | A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment. |
title_full_unstemmed | A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment. |
title_short | A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment. |
title_sort | fast, low-power, 6-bit sar adc for readout of strip detectors in the lhcb upgrade experiment. |
topic | Detectors and Experimental Techniques 3: Microelectronics and interconnection technology 3.3: Shareable IP Blocks for HEP |
url | https://dx.doi.org/10.1088/1748-0221/9/07/P07006 http://cds.cern.ch/record/1741589 http://cds.cern.ch/record/1741589 |
work_keys_str_mv | AT firlejm afastlowpower6bitsaradcforreadoutofstripdetectorsinthelhcbupgradeexperiment AT fiutowskim afastlowpower6bitsaradcforreadoutofstripdetectorsinthelhcbupgradeexperiment AT idzikm afastlowpower6bitsaradcforreadoutofstripdetectorsinthelhcbupgradeexperiment AT moronj afastlowpower6bitsaradcforreadoutofstripdetectorsinthelhcbupgradeexperiment AT swientekk afastlowpower6bitsaradcforreadoutofstripdetectorsinthelhcbupgradeexperiment AT firlejm fastlowpower6bitsaradcforreadoutofstripdetectorsinthelhcbupgradeexperiment AT fiutowskim fastlowpower6bitsaradcforreadoutofstripdetectorsinthelhcbupgradeexperiment AT idzikm fastlowpower6bitsaradcforreadoutofstripdetectorsinthelhcbupgradeexperiment AT moronj fastlowpower6bitsaradcforreadoutofstripdetectorsinthelhcbupgradeexperiment AT swientekk fastlowpower6bitsaradcforreadoutofstripdetectorsinthelhcbupgradeexperiment |