Cargando…
A fast, low-power, 6-bit SAR ADC for readout of strip detectors in the LHCb Upgrade experiment.
The readout of silicon strip sensors in the upgraded Tracker System of Large Hadron Collider beauty (LHCb) experiment will require a novel complex Application Specific Integrated Circuit (ASIC). The ASIC will extract and digitise analogue signal from the sensor and subsequently will perform digital...
Autores principales: | Firlej, M, Fiutowski, M, Idzik, M, Moron, J, Swientek, K |
---|---|
Formato: | info:eu-repo/semantics/article |
Lenguaje: | eng |
Publicado: |
JINST
2014
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/9/07/P07006 http://cds.cern.ch/record/1741589 |
Ejemplares similares
-
Development of variable sampling rate, low power 10-bit SAR ADC in 130 nm IBM technology
por: Moron, J, et al.
Publicado: (2015) -
A 10MS/s 8-bit charge-redistribution ADC for hybrid pixel applications in 65m CMOS
por: Kishishita, T, et al.
Publicado: (2013) -
SEU tolerant memory design for the ATLAS pixel readout chip
por: Menouni, M, et al.
Publicado: (2013) -
The FE-I4 pixel readout system-on-chip resubmission for the insertable B-Layer project
por: Zivkovic, V, et al.
Publicado: (2012) -
The Shunt-LDO regulator to power the upgraded ATLAS pixel detector
por: Gonella, L, et al.
Publicado: (2012)