Cargando…

CMOS continuous-time adaptive equalizers for high-speed serial links

This book introduces readers to the design of adaptive equalization solutions integrated in standard CMOS technology for high-speed serial links. Since continuous-time equalizers offer various advantages as an alternative to discrete-time equalizers at multi-gigabit rates, this book provides a detai...

Descripción completa

Detalles Bibliográficos
Autores principales: Gimeno Gasca, Cecilia, Celma Pueyo, Santiago, Aldea Chagoyen, Concepción
Lenguaje:eng
Publicado: Springer 2015
Materias:
Acceso en línea:https://dx.doi.org/10.1007/978-3-319-10563-5
http://cds.cern.ch/record/1968690
_version_ 1780944669733027840
author Gimeno Gasca, Cecilia
Celma Pueyo, Santiago
Aldea Chagoyen, Concepción
author_facet Gimeno Gasca, Cecilia
Celma Pueyo, Santiago
Aldea Chagoyen, Concepción
author_sort Gimeno Gasca, Cecilia
collection CERN
description This book introduces readers to the design of adaptive equalization solutions integrated in standard CMOS technology for high-speed serial links. Since continuous-time equalizers offer various advantages as an alternative to discrete-time equalizers at multi-gigabit rates, this book provides a detailed description of continuous-time adaptive equalizers design - both at transistor and system levels-, their main characteristics and performances. The authors begin with a complete review and analysis of the state of the art of equalizers for wireline applications, describing why they are necessary, their types, and their main applications. Next, theoretical fundamentals of continuous-time adaptive equalizers are explored. Then, new structures are proposed to implement the different building blocks of the adaptive equalizer: line equalizer, loop-filters, power comparator, etc.  The authors demonstrate the design of a complete low-power, low-voltage, high-speed, continuous-time adaptive equalizer. Finally, a cost-effective CMOS receiver which includes the proposed continuous-time adaptive equalizer is designed for 1.25 Gb/s optical communications through 50-m length, 1-mm diameter plastic optical fiber (POF).     ·  Covers complete design flow of continuous-time adaptive equalizers, from analysis of theoretical fundamentals to the final architecture; ·  Includes analysis, design, and implementation of the main adaptive equalizer blocks, revealing key challenges and solutions in the design of such high performance cells; ·  Discusses the most important points in the design of an adaptive equalizer, considering restrictions of the optical link and the limitations in submicron CMOS implementations.         
id cern-1968690
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 2015
publisher Springer
record_format invenio
spelling cern-19686902021-04-21T20:50:11Zdoi:10.1007/978-3-319-10563-5http://cds.cern.ch/record/1968690engGimeno Gasca, CeciliaCelma Pueyo, SantiagoAldea Chagoyen, ConcepciónCMOS continuous-time adaptive equalizers for high-speed serial linksEngineeringThis book introduces readers to the design of adaptive equalization solutions integrated in standard CMOS technology for high-speed serial links. Since continuous-time equalizers offer various advantages as an alternative to discrete-time equalizers at multi-gigabit rates, this book provides a detailed description of continuous-time adaptive equalizers design - both at transistor and system levels-, their main characteristics and performances. The authors begin with a complete review and analysis of the state of the art of equalizers for wireline applications, describing why they are necessary, their types, and their main applications. Next, theoretical fundamentals of continuous-time adaptive equalizers are explored. Then, new structures are proposed to implement the different building blocks of the adaptive equalizer: line equalizer, loop-filters, power comparator, etc.  The authors demonstrate the design of a complete low-power, low-voltage, high-speed, continuous-time adaptive equalizer. Finally, a cost-effective CMOS receiver which includes the proposed continuous-time adaptive equalizer is designed for 1.25 Gb/s optical communications through 50-m length, 1-mm diameter plastic optical fiber (POF).     ·  Covers complete design flow of continuous-time adaptive equalizers, from analysis of theoretical fundamentals to the final architecture; ·  Includes analysis, design, and implementation of the main adaptive equalizer blocks, revealing key challenges and solutions in the design of such high performance cells; ·  Discusses the most important points in the design of an adaptive equalizer, considering restrictions of the optical link and the limitations in submicron CMOS implementations.         Springeroai:cds.cern.ch:19686902015
spellingShingle Engineering
Gimeno Gasca, Cecilia
Celma Pueyo, Santiago
Aldea Chagoyen, Concepción
CMOS continuous-time adaptive equalizers for high-speed serial links
title CMOS continuous-time adaptive equalizers for high-speed serial links
title_full CMOS continuous-time adaptive equalizers for high-speed serial links
title_fullStr CMOS continuous-time adaptive equalizers for high-speed serial links
title_full_unstemmed CMOS continuous-time adaptive equalizers for high-speed serial links
title_short CMOS continuous-time adaptive equalizers for high-speed serial links
title_sort cmos continuous-time adaptive equalizers for high-speed serial links
topic Engineering
url https://dx.doi.org/10.1007/978-3-319-10563-5
http://cds.cern.ch/record/1968690
work_keys_str_mv AT gimenogascacecilia cmoscontinuoustimeadaptiveequalizersforhighspeedseriallinks
AT celmapueyosantiago cmoscontinuoustimeadaptiveequalizersforhighspeedseriallinks
AT aldeachagoyenconcepcion cmoscontinuoustimeadaptiveequalizersforhighspeedseriallinks