Cargando…
Low-noise low-power design for phase-locked loops: multi-phase high-performance oscillators
This book introduces low-noise and low-power design techniques for phase-locked loops and their building blocks. It summarizes the noise reduction techniques for fractional-N PLL design and introduces a novel capacitive-quadrature coupling technique for multi-phase signal generation. The capacitive...
Autores principales: | Zhao, Feng, Dai, Fa Foster |
---|---|
Lenguaje: | eng |
Publicado: |
Springer
2015
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1007/978-3-319-12200-7 http://cds.cern.ch/record/1973437 |
Ejemplares similares
-
Phase-locked loop circuit design
por: Wolaver, Dan H
Publicado: (1991) -
Noise-shaping all-digital phase-locked loops: modeling, simulation, analysis and design
por: Brandonisio, Francesco, et al.
Publicado: (2014) -
Phase-locked loops
por: Chie, Chak M, et al.
Publicado: (1986) -
Phase-locked loops: design, simulation, and applications
por: Best, Roland E
Publicado: (1997) -
Phase-locked loops: design, simulation, and applications
por: Best, Roland E
Publicado: (1999)