Cargando…
Simulation of a macro-pipelined multi-cpu event processor for use in FASTBUS
Autores principales: | Letheren, M F, Marchioro, A, Slorach, F |
---|---|
Lenguaje: | eng |
Publicado: |
1989
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1109/23.41111 http://cds.cern.ch/record/197655 |
Ejemplares similares
-
The ALEPH event builder: a FASTBUS based CPU
por: Benetta, R, et al.
Publicado: (1985) -
Online Fastbus processor for LEP
por: Müller, H
Publicado: (1985) -
A Fastbus acquisition system based on the Fastbus Intersegment Processor and its Event-oriented memory (EDIP)
por: Charpentier, P, et al.
Publicado: (1988) -
The ALEPH Event Builder: a multi-user Fastbus master
por: Einsweiler, S, et al.
Publicado: (1988) -
The CHI: a new Fastbus interface and processor
por: Müller, H, et al.
Publicado: (1990)