The VELO Upgrade

Mostrar otras versiones (1)

A significant upgrade of the LHCb detector is scheduled to be installed in 2018-2019. Afterwards all sub-detectors will be read out at the LHC bunch crossing frequency of 40 MHz and the trigger will be fully implemented in software. The silicon strip vertex detector will be replaced by a hybrid pixe...

Descripción completa

Detalles Bibliográficos
Autor principal: Jans, Eddy
Lenguaje:eng
Publicado: 2014
Materias:
Detectors and Experimental Techniques
Acceso en línea:https://dx.doi.org/10.1088/1748-0221/10/04/C04031
http://cds.cern.ch/record/1978523
_version_ 1780945191718354944
author Jans, Eddy
author_facet Jans, Eddy
author_sort Jans, Eddy
collection CERN
description A significant upgrade of the LHCb detector is scheduled to be installed in 2018-2019. Afterwards all sub-detectors will be read out at the LHC bunch crossing frequency of 40 MHz and the trigger will be fully implemented in software. The silicon strip vertex detector will be replaced by a hybrid pixel detector. In these proceedings the following items are discussed: frontend ASIC, data rates, data transmission, cooling, radiation hard sensors, module design and simulated performance.
id cern-1978523
institution Organización Europea para la Investigación Nuclear
language eng
publishDate 2014
record_format invenio
spelling cern-19785232023-03-14T18:29:21Zdoi:10.1088/1748-0221/10/04/C04031http://cds.cern.ch/record/1978523engJans, EddyThe VELO UpgradeDetectors and Experimental TechniquesA significant upgrade of the LHCb detector is scheduled to be installed in 2018-2019. Afterwards all sub-detectors will be read out at the LHC bunch crossing frequency of 40 MHz and the trigger will be fully implemented in software. The silicon strip vertex detector will be replaced by a hybrid pixel detector. In these proceedings the following items are discussed: frontend ASIC, data rates, data transmission, cooling, radiation hard sensors, module design and simulated performance.A significant upgrade of the LHCb detector is scheduled to be installed in 2018–2019. Afterwards all sub-detectors will be read out at the LHC bunch crossing frequency of 40 MHz and the trigger will be fully implemented in software. The silicon strip vertex detector will be replaced by a hybrid pixel detector. In these proceedings the following items are discussed: frontend ASIC, data rates, data transmission, cooling, radiation hard sensors, module design and simulated performance.A significant upgrade of the LHCb detector is scheduled to be installed in 2018-2019. Afterwards all sub-detectors will be read out at the LHC bunch crossing frequency of 40 MHz and the trigger will be fully implemented in software. The silicon strip vertex detector will be replaced by a hybrid pixel detector. In these proceedings the following items are discussed: frontend ASIC, data rates, data transmission, cooling, radiation hard sensors, module design and simulated performance.arXiv:1412.6655oai:cds.cern.ch:19785232014-12-20
spellingShingle Detectors and Experimental Techniques
Jans, Eddy
The VELO Upgrade
title The VELO Upgrade
title_full The VELO Upgrade
title_fullStr The VELO Upgrade
title_full_unstemmed The VELO Upgrade
title_short The VELO Upgrade
title_sort velo upgrade
topic Detectors and Experimental Techniques
url https://dx.doi.org/10.1088/1748-0221/10/04/C04031
http://cds.cern.ch/record/1978523
work_keys_str_mv AT janseddy theveloupgrade
AT janseddy veloupgrade

Ejemplares similares