Cargando…
Pixel front-end development in 65 nm CMOS technology
Luminosity upgrade of the LHC (HL-LHC) imposes severe constraints on the detector tracking systems in terms of radiation hardness and capability to cope with higher hit rates. One possible way of keeping track with increasing luminosity is the usage of more advanced technologies. Ultra deep sub-micr...
Autores principales: | Havránek, M, Hemperek, T, Kishishita, T, Krüger, H, Wermes, N |
---|---|
Formato: | info:eu-repo/semantics/article |
Lenguaje: | eng |
Publicado: |
JINST
2014
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1748-0221/9/01/C01003 http://cds.cern.ch/record/1997604 |
Ejemplares similares
-
Prototype of a gigabit data transmitter in 65 nm CMOS for DEPFET pixel detectors at Belle-II
por: Kishishita, T, et al.
Publicado: (2013) -
A 10MS/s 8-bit charge-redistribution ADC for hybrid pixel applications in 65m CMOS
por: Kishishita, T, et al.
Publicado: (2013) -
Characterization of a commercial 65 nm CMOS technology for SLHC applications
por: Bonacini, S, et al.
Publicado: (2012) -
The Shunt-LDO regulator to power the upgraded ATLAS pixel detector
por: Gonella, L, et al.
Publicado: (2012) -
The RD53 Collaboration's SystemVerilog-UVM Simulation Framework and its General Applicability to Design of Advanced Pixel Readout Chips
por: Marconi, S., et al.
Publicado: (2014)