Cargando…
Characterization of new hybrid pixel module concepts for the ATLAS Insertable B-Layer upgrade
The ATLAS Insertable B-Layer (IBL) collaboration plans to insert a fourth pixel layer inside the present Pixel Detector to recover from eventual failures in the current pixel system, especially the b-layer. Additionally the IBL will ensure excellent tracking, vertexing and b-tagging performance duri...
Autor principal: | Backhaus, M |
---|---|
Formato: | info:eu-repo/semantics/article |
Lenguaje: | eng |
Publicado: |
JINST
2012
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/1997622 |
Ejemplares similares
-
The FE-I4 pixel readout system-on-chip resubmission for the insertable B-Layer project
por: Zivkovic, V, et al.
Publicado: (2012) -
The Shunt-LDO regulator to power the upgraded ATLAS pixel detector
por: Gonella, L, et al.
Publicado: (2012) -
SEU tolerant memory design for the ATLAS pixel readout chip
por: Menouni, M, et al.
Publicado: (2013) -
A 10MS/s 8-bit charge-redistribution ADC for hybrid pixel applications in 65m CMOS
por: Kishishita, T, et al.
Publicado: (2013) -
Pixel front-end development in 65 nm CMOS technology
por: Havránek, M, et al.
Publicado: (2014)