Cargando…
System on chip interfaces for low power design
Autores principales: | Mishra, Sanjeeb, Singh, Neeraj Kumar, Rousseau, Vijayakrishnan |
---|---|
Lenguaje: | eng |
Publicado: |
Morgan Kaufmann
2016
|
Materias: | |
Acceso en línea: | http://cds.cern.ch/record/2125036 |
Ejemplares similares
-
E-link: A Radiation-Hard Low-Power Electrical Link for Chip-to-Chip Communication
por: Bonacini, S, et al.
Publicado: (2009) -
Optimal Power System and Grid Interface Design Considerations for the CLICs Klystron Modulators
por: Marija, Jankovic, et al.
Publicado: (2015) -
Design of systems on a chip: design and test
por: Reis, Ricardo, et al.
Publicado: (2007) -
On-chip power delivery and management
por: Vaisband, Inna P, et al.
Publicado: (2016) -
Low Power Design with High-Level Power Estimation and Power-Aware Synthesis
por: Ahuja, Sumit, et al.
Publicado: (2012)