Cargando…
Hardware Demonstrator of a Level-1 Track Finding Algorithm with FPGAs for the Phase II CMS Experiment
At the HL-LHC, proton bunches collide every 25\,ns, producing an average of 140 pp interactions per bunch crossing. To operate in such an environment, the CMS experiment will need a Level-1 (L1) hardware trigger, able to identify interesting events within a latency of 12.5\,$\mu$s. This novel L1 tri...
Autor principal: | Cieri, Davide |
---|---|
Lenguaje: | eng |
Publicado: |
2016
|
Materias: | |
Acceso en línea: | https://dx.doi.org/10.1088/1742-6596/762/1/012020 http://cds.cern.ch/record/2132417 |
Ejemplares similares
-
Development of a Level-1 Track and Vertex Finder for the Phase II CMS experiment upgrade
por: Cieri, Davide
Publicado: (2018) -
The Hardware Muon Trigger Track Finder Processor in CMS - Architecture and Algorithm
por: Kluge, Alexander, et al.
Publicado: (1997) -
A Real-Time Demonstrator for Track Reconstruction in the CMS L1 Track-Trigger System Based on Custom Associative Memories and High-Performance FPGAs
por: Fedi, Giacomo, et al.
Publicado: (2018) -
Use of antifuse-FPGAs in the Track-Sorter-Master of the CMS Drift Tube Chambers
por: Travaglini, R, et al.
Publicado: (2001) -
Track Finding and Neural Network-Based Primary Vertex Reconstruction with FPGAs for the Upgrade of the CMS Level-1 Trigger System
por: Brown, Christopher Edward
Publicado: (2022)